Architecture exploration for a reconfigurable architecture template

被引：0
|
作者：
Mei, BF
Lambrechts, A
Mignolet, JY
Verkest, D
Lauwereins, R
机构：
[1] Katholieke Univ Leuven, Louvain, Belgium
[2] Free Univ Brussels, B-1050 Brussels, Belgium
来源：
IEEE DESIGN & TEST OF COMPUTERS | 2005年 / 22卷 / 02期
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
The vast design space of coarse-grained reconfigurable architectures, complicates the design of optimized processors. However, a flexible architecture template and a retargetable simulator and compiler enable systematic architecture exploration that can lead to more efficient domain specific architecture designs..
引用
收藏
页码：90 / 101
页数：12
相关论文
共 50 条
  • [1] SimRPU: A Simulation Environment for Reconfigurable Architecture Exploration
    Liu, Leibo
    Wang, Dong
    Yin, Shouyi
    Chen, Yingjie
    Zhu, Min
    Wei, Shaojun
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (12) : 2635 - 2648
  • [2] Configuration exploration algorithm for partially reconfigurable architecture
    Sun, Kang
    Pan, Xue-Zeng
    Lu, Kui-Jun
    Lou, Xue-Qing
    Ping, Ling-Di
    Zhejiang Daxue Xuebao (Gongxue Ban)/Journal of Zhejiang University (Engineering Science), 2008, 42 (12): : 2062 - 2067
  • [3] Dynamic reconfigurable architecture exploration based on Parameterized Reconfigurable Processor model
    Taniguchi, Ittetsu
    Sakanushi, Keishi
    Ueda, Kyoko
    Takeuchi, Yoshinori
    Imai, Masaharu
    VLSI-SOC: RESEARCH TRENDS IN VLSI AND SYSTEMS ON CHIP, 2008, : 357 - 376
  • [4] Dynamic reconfigurable architecture exploration based on parameterized reconfigurable processor model
    Graduate School of Information Science and Technology, Osaka University, Japan
    IFIP Advances in Information and Communication Technology, 2007, (357-376\) : 357 - 376
  • [5] Modeling and exploration of a reconfigurable architecture for digital holographic imaging
    Lenart, Thomas
    Svensson, Henrik
    Owall, Viktor
    PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 248 - 251
  • [6] System level architecture exploration for reconfigurable systems on chip
    Masselos, Konstantinos
    Voros, Nikolaos S.
    Qu, Yang
    Tiensyrja, Kari
    Cupak, Miroslav
    Rijnders, Luc
    Pettissalo, Marko
    2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2006, : 59 - 64
  • [7] A Heterogeneous Architecture Template for Application Domain Specific Reconfigurable Logic
    Bostelmann, Timm
    Sawitzki, Sergei
    PROCEEDINGS 23RD AUSTRIAN WORKSHOP ON MICROELECTRONICS (AUSTROCHIP 2015), 2015, : 9 - 14
  • [8] A design flow for architecture exploration and implementation of partially reconfigurable processors
    Karuri, Kingshuk
    Chattopadhyay, Anupam
    Chen, Xiaolin
    Kammler, David
    Hao, Ling
    Leupers, Rainer
    Meyr, Heinrich
    Ascheid, Gerd
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (10) : 1281 - 1294
  • [9] Prefabrication and postfabrication architecture exploration for partially reconfigurable VLIW processors
    Chattopadhyay, A.
    Ishebabi, H.
    Chen, X.
    Rakosi, Z.
    Karuri, K.
    Kammler, D.
    Leupers, R.
    Ascheid, G.
    Meyr, H.
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2008, 7 (04)
  • [10] Architecture template and design flow to support application parallelism on reconfigurable platforms
    Sawitzki, S
    Spallek, RG
    FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2003, 2778 : 1119 - 1122
12345