Dynamic reconfigurable architecture exploration based on Parameterized Reconfigurable Processor model

被引:0
|
作者
Taniguchi, Ittetsu [1 ]
Sakanushi, Keishi [1 ]
Ueda, Kyoko [1 ]
Takeuchi, Yoshinori [1 ]
Imai, Masaharu [1 ]
机构
[1] Osaka Univ, Grad Sch Informat Sci & Technol, Suita, Osaka 565, Japan
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In recent years, dynamic reconfigurable processor which can achieve reconfiguration with a few cycles is proposed. The fast reconfiguration makes run-time reconfiguration possible, and the run-time reconfiguration gives a new possibility to the dynamic reconfigurable processor, i.e. the dynamic reconfigurable processor can also execute partitioned independent subtasks with repeated reconfigurations and executions. However, to achieve an execution with the run-time reconfiguration, performance should be evaluated with various overheads: reconfiguration, memory accesses, etc. The overheads depend on reconfigurable architectures, and it is generally difficult to evaluate the overhead. As the overhead may critically affect the performance, designers should carefully explore design space for suitable architectures. In this paper, we propose a dynamic reconfigurable architecture exploration method based on Parameterized Reconfigurable Processor model (PRP-model) and task partitioning optimization algorithm for architecture exploration corresponding to proposed PRP-model. Experimental results showed that the proposed PRP-model and the task partitioning algorithm for PRP-model can fast evaluate various reconfigurable architectures, and designers can easily find suitable reconfigurable architectures, by changing the PRP-model parameters.
引用
收藏
页码:357 / 376
页数:20
相关论文
共 50 条
  • [1] Dynamic reconfigurable architecture exploration based on parameterized reconfigurable processor model
    Graduate School of Information Science and Technology, Osaka University, Japan
    IFIP Advances in Information and Communication Technology, 2007, (357-376\) : 357 - 376
  • [2] A reconfigurable processor architecture
    Niyonkuru, A
    Eggers, G
    Zeidler, HC
    FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS: RECONFIGURABLE COMPUTING IS GOING MAINSTREAM, 2002, 2438 : 1160 - 1163
  • [3] A Reconfigurable Block Cryptographic Processor Based on VLIW Architecture
    LI Wei
    ZENG Xiaoyang
    NAN Longmei
    CHEN Tao
    DAI Zibin
    中国通信, 2016, 13 (01) : 91 - 99
  • [4] A Reconfigurable Block Cryptographic Processor Based on VLIW Architecture
    LI Wei
    ZENG Xiaoyang
    NAN Longmei
    CHEN Tao
    DAI Zibin
    China Communications, 2016, (01) : 91 - 99
  • [5] A Reconfigurable Block Cryptographic Processor Based on VLIW Architecture
    Li Wei
    Zeng Xiaoyang
    Nan Longmei
    Chen Tao
    Dai Zibin
    CHINA COMMUNICATIONS, 2016, 13 (01) : 91 - 99
  • [6] Architecture exploration for a reconfigurable architecture template
    Mei, BF
    Lambrechts, A
    Mignolet, JY
    Verkest, D
    Lauwereins, R
    IEEE DESIGN & TEST OF COMPUTERS, 2005, 22 (02): : 90 - 101
  • [7] A RECONFIGURABLE VLSI ARCHITECTURE FOR A DATABASE PROCESSOR
    OFLAZER, K
    AFIPS CONFERENCE PROCEEDINGS, 1983, 52 : 271 - &
  • [8] Reconfigurable VLSI architecture for FFT processor
    Sung, Tze-Yun
    Hsin, Hsi-Chin
    Ko, Lu-Ting
    WSEAS Transactions on Circuits and Systems, 2009, 8 (06): : 465 - 474
  • [9] Optimised reconfigurable MAC processor architecture
    Iliopoulos, M
    Antonakopoulos, T
    ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 253 - 258
  • [10] Reconfigurable VLSI Architecture for FFT Processor
    Sung, Tze-Yun
    Hsin, Hsi-Chin
    KO, LU-TING
    MUSP '06: PROCEEDINGS OF THE 9TH WSEAS INTERNATIONAL CONFERENCE ON MULTIMEDIA SYSTEMS AND SIGNAL PROCESSING, 2009, : 79 - +