Dynamic reconfigurable architecture exploration based on Parameterized Reconfigurable Processor model

被引:0
|
作者
Taniguchi, Ittetsu [1 ]
Sakanushi, Keishi [1 ]
Ueda, Kyoko [1 ]
Takeuchi, Yoshinori [1 ]
Imai, Masaharu [1 ]
机构
[1] Osaka Univ, Grad Sch Informat Sci & Technol, Suita, Osaka 565, Japan
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In recent years, dynamic reconfigurable processor which can achieve reconfiguration with a few cycles is proposed. The fast reconfiguration makes run-time reconfiguration possible, and the run-time reconfiguration gives a new possibility to the dynamic reconfigurable processor, i.e. the dynamic reconfigurable processor can also execute partitioned independent subtasks with repeated reconfigurations and executions. However, to achieve an execution with the run-time reconfiguration, performance should be evaluated with various overheads: reconfiguration, memory accesses, etc. The overheads depend on reconfigurable architectures, and it is generally difficult to evaluate the overhead. As the overhead may critically affect the performance, designers should carefully explore design space for suitable architectures. In this paper, we propose a dynamic reconfigurable architecture exploration method based on Parameterized Reconfigurable Processor model (PRP-model) and task partitioning optimization algorithm for architecture exploration corresponding to proposed PRP-model. Experimental results showed that the proposed PRP-model and the task partitioning algorithm for PRP-model can fast evaluate various reconfigurable architectures, and designers can easily find suitable reconfigurable architectures, by changing the PRP-model parameters.
引用
收藏
页码:357 / 376
页数:20
相关论文
共 50 条
  • [31] A dynamic processor management scheme on the reconfigurable meshes
    Seo, KH
    Kim, SC
    PARALLEL AND DISTRIBUTED COMPUTING, APPLICATIONS AND TECHNOLOGIES, PDCAT'2003, PROCEEDINGS, 2003, : 497 - 501
  • [32] Towards a Self-Reconfigurable Embedded Processor Architecture
    Agwa, Shady O.
    Ahmad, Hany H.
    Saleh, Awad I.
    2009 INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING AND SYSTEMS (ICCES 2009), 2009, : 21 - 26
  • [33] MORA - An Architecture and Programming Model for a Resource Efficient Coarse Grained Reconfigurable Processor
    Chalamalasetti, Sai Rahul
    Purohit, Sohan
    Dept, Martin Margala
    Vanderbauwhede, Wim
    PROCEEDINGS OF THE 2009 NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, 2009, : 389 - +
  • [34] The architecture of a highly reconfigurable RISC dataflow array processor
    Sait, SM
    Farooqui, AA
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1997, 83 (04) : 493 - 518
  • [35] Reconfigurable instruction-level parallel processor architecture
    Ito, T
    Ono, K
    Ichikawa, M
    Okuyama, Y
    Kuroda, K
    ADVANCES IN COMPUTER SYSTEMS ARCHITECTURE, 2003, 2823 : 208 - 220
  • [36] High Performance, High Volume Reconfigurable Processor Architecture
    Murray, Paul
    Randolph, Tres
    Van Buren, Damon
    Anderson, David
    Troxel, Ian
    2012 IEEE AEROSPACE CONFERENCE, 2012,
  • [37] A new generalized reconfigurable architecture for digital signal processor
    Basu, Joyanta
    Sahidullah, Md.
    Sinha, Amitabha
    ADCOM 2007: PROCEEDINGS OF THE 15TH INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING AND COMMUNICATIONS, 2007, : 333 - 338
  • [38] PARS Architecture: A Reconfigurable Architecture with Generalized Execution Model - Design and Implementation of its Prototype Processor
    Tanigawa, Kazuya
    Hironaka, Tetsuo
    Kojima, Akira
    Yoshida, Noriyoshi
    IEICE Transactions on Information and Systems, 2003, E86-D (05) : 830 - 840
  • [39] Configuration exploration algorithm for partially reconfigurable architecture
    Sun, Kang
    Pan, Xue-Zeng
    Lu, Kui-Jun
    Lou, Xue-Qing
    Ping, Ling-Di
    Zhejiang Daxue Xuebao (Gongxue Ban)/Journal of Zhejiang University (Engineering Science), 2008, 42 (12): : 2062 - 2067
  • [40] A novel video signal processor with reconfigurable pipelined architecture
    Lai, YK
    Chen, LG
    Chiang, MC
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 73 - 76