Configuration exploration algorithm for partially reconfigurable architecture

被引：0
|
作者：
Sun, Kang [1 ,2 ]
Pan, Xue-Zeng [1 ]
Lu, Kui-Jun [1 ]
Lou, Xue-Qing [1 ]
Ping, Ling-Di [1 ]
机构：
[1] College of Computer Science and Technology, Zhejiang University, Hangzhou 310027, China
[2] IBM Global Engineering Solutions, IBM Global Service Ltd., Shanghai 200131, China
来源：
Zhejiang Daxue Xuebao (Gongxue Ban)/Journal of Zhejiang University (Engineering Science) | 2008年 / 42卷 / 12期
关键词：
D O I：
10.3785/j.issn.1008-973X.2008.12.005
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：2062 / 2067
相关论文
共 50 条
  • [1] A design flow for architecture exploration and implementation of partially reconfigurable processors
    Karuri, Kingshuk
    Chattopadhyay, Anupam
    Chen, Xiaolin
    Kammler, David
    Hao, Ling
    Leupers, Rainer
    Meyr, Heinrich
    Ascheid, Gerd
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (10) : 1281 - 1294
  • [2] Prefabrication and postfabrication architecture exploration for partially reconfigurable VLIW processors
    Chattopadhyay, A.
    Ishebabi, H.
    Chen, X.
    Rakosi, Z.
    Karuri, K.
    Kammler, D.
    Leupers, R.
    Ascheid, G.
    Meyr, H.
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2008, 7 (04)
  • [3] Architecture exploration for a reconfigurable architecture template
    Mei, BF
    Lambrechts, A
    Mignolet, JY
    Verkest, D
    Lauwereins, R
    IEEE DESIGN & TEST OF COMPUTERS, 2005, 22 (02): : 90 - 101
  • [4] Pre- and post-fabrication architecture exploration for partially reconfigurable VLIW processors
    Chattopadhyay, A.
    Rakosi, Z.
    Karuri, K.
    Kammler, D.
    Leupers, R.
    Ascheid, G.
    Meyr, H.
    RSP 2007: 18TH IEEE/IFIP INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING, PROCEEDINGS, 2007, : 189 - +
  • [5] MAPPING GRAPHS ONTO A PARTIALLY RECONFIGURABLE ARCHITECTURE
    CHRETIENNE, P
    LAMOUR, F
    LECTURE NOTES IN COMPUTER SCIENCE, 1991, 487 : 73 - 79
  • [6] A Partially Reconfigurable Architecture Supporting Hardware Threads
    Wang, Ying
    Yan, Jian
    Zhou, Xuegong
    Wang, Lingli
    Luk, Wayne
    Peng, Chenglian
    Tong, Jiarong
    2012 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT'12), 2012, : 269 - 276
  • [7] Power Modeling and Exploration of Dynamic and Partially Reconfigurable Systems
    Bonamy, Robin
    Bilavarn, Sebastien
    Chillet, Daniel
    Sentieys, Olivier
    JOURNAL OF LOW POWER ELECTRONICS, 2016, 12 (03) : 172 - 185
  • [8] SimRPU: A Simulation Environment for Reconfigurable Architecture Exploration
    Liu, Leibo
    Wang, Dong
    Yin, Shouyi
    Chen, Yingjie
    Zhu, Min
    Wei, Shaojun
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (12) : 2635 - 2648
  • [9] Dynamic reconfigurable architecture exploration based on parameterized reconfigurable processor model
    Graduate School of Information Science and Technology, Osaka University, Japan
    IFIP Advances in Information and Communication Technology, 2007, (357-376\) : 357 - 376
  • [10] Dynamic reconfigurable architecture exploration based on Parameterized Reconfigurable Processor model
    Taniguchi, Ittetsu
    Sakanushi, Keishi
    Ueda, Kyoko
    Takeuchi, Yoshinori
    Imai, Masaharu
    VLSI-SOC: RESEARCH TRENDS IN VLSI AND SYSTEMS ON CHIP, 2008, : 357 - 376
12345