Configuration exploration algorithm for partially reconfigurable architecture

被引:0
|
作者
Sun, Kang [1 ,2 ]
Pan, Xue-Zeng [1 ]
Lu, Kui-Jun [1 ]
Lou, Xue-Qing [1 ]
Ping, Ling-Di [1 ]
机构
[1] College of Computer Science and Technology, Zhejiang University, Hangzhou 310027, China
[2] IBM Global Engineering Solutions, IBM Global Service Ltd., Shanghai 200131, China
关键词
D O I
10.3785/j.issn.1008-973X.2008.12.005
中图分类号
学科分类号
摘要
引用
收藏
页码:2062 / 2067
相关论文
共 50 条
  • [21] FPGA Architecture Enhancements to Support Heterogeneous Partially Reconfigurable Regions
    Huriaux, Christophe
    Sentieys, Olivier
    Tessier, Russell
    2014 IEEE 22ND ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2014), 2014, : 30 - 30
  • [22] Dynamic partially reconfigurable architecture for fast Fourier transform computation
    Chao, Hung-Lin
    Wu, Cheng-Chien
    Peng, Chun-Yang
    Lu, Chun-Hsien
    Shen, Jih-Sheng
    Hsiung, Pao-Ann
    INTERNATIONAL JOURNAL OF EMBEDDED SYSTEMS, 2014, 6 (2-3) : 207 - 215
  • [23] Configuration Prefetching and Reuse for Preemptive Hardware Multitasking on Partially Reconfigurable FPGAs
    Morales-Villanueva, Aurelio
    Kumar, Rohit
    Gordon-Ross, Ann
    PROCEEDINGS OF THE 2016 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2016, : 1505 - 1508
  • [24] An operation and interconnection sharing algorithm for partially reconfigurable architectures
    Jung, S
    Kim, TG
    ERSA'05: Proceedings of the 2005 International Conference on Engineering of Reconfigurable Systems and Algorithms, 2005, : 163 - 171
  • [25] Configuration Context Reduction for Coarse-Grained Reconfigurable Architecture
    Yin, Shouyi
    Yin, Chongyong
    Liu, Leibo
    Zhu, Min
    Wei, Shaojun
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2012, E95D (02): : 335 - 344
  • [26] Reducing Configuration Contexts for Coarse-grained Reconfigurable Architecture
    Yin, Shouyi
    Yin, Chongyong
    Liu, Leibo
    Zhu, Min
    Wang, Yansheng
    Wei, Shaojun
    2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 121 - 124
  • [27] A Symmetric and Multilayer Reconfigurable Architecture for Hash Algorithm
    Fan, Wang
    Liu, Qinrang
    Zhang, Xinyi
    Gao, Yanzhao
    Qi, Xiaofeng
    Wang, Xuan
    ELECTRONICS, 2023, 12 (13)
  • [28] A Hybrid Scheduling Algorithm for Reconfigurable Processor Architecture
    Cai, Xilong
    Hu, Wei
    Ma, Tianao
    Ma, Rongxuan
    PROCEEDINGS OF THE 2018 13TH IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS (ICIEA 2018), 2018, : 745 - 749
  • [29] Reconfigurable Architecture of a Hybrid Synchronisation Algorithm for LTE
    Wiegand, Till
    Rust, Jochen
    Paul, Steffen
    2012 IEEE 23RD INTERNATIONAL SYMPOSIUM ON PERSONAL INDOOR AND MOBILE RADIO COMMUNICATIONS (PIMRC), 2012, : 2291 - 2296
  • [30] PRML: A Modeling Language for Rapid Design Exploration of Partially Reconfigurable FPGAs
    Kumar, Rohit
    Gordon-Ross, Ann
    2013 IEEE 21ST ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2013, : 117 - 120