Dynamic reconfigurable architecture exploration based on parameterized reconfigurable processor model

被引：0
|
作者：
Graduate School of Information Science and Technology, Osaka University, Japan [1 ]
机构：
来源：
IFIP Advances in Information and Communication Technology | 2007年 / 357-376\期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：357 / 376
相关论文
共 50 条
  • [1] Dynamic reconfigurable architecture exploration based on Parameterized Reconfigurable Processor model
    Taniguchi, Ittetsu
    Sakanushi, Keishi
    Ueda, Kyoko
    Takeuchi, Yoshinori
    Imai, Masaharu
    VLSI-SOC: RESEARCH TRENDS IN VLSI AND SYSTEMS ON CHIP, 2008, : 357 - 376
  • [2] A reconfigurable processor architecture
    Niyonkuru, A
    Eggers, G
    Zeidler, HC
    FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS: RECONFIGURABLE COMPUTING IS GOING MAINSTREAM, 2002, 2438 : 1160 - 1163
  • [3] A Reconfigurable Block Cryptographic Processor Based on VLIW Architecture
    LI Wei
    ZENG Xiaoyang
    NAN Longmei
    CHEN Tao
    DAI Zibin
    中国通信, 2016, 13 (01) : 91 - 99
  • [4] A Reconfigurable Block Cryptographic Processor Based on VLIW Architecture
    LI Wei
    ZENG Xiaoyang
    NAN Longmei
    CHEN Tao
    DAI Zibin
    China Communications, 2016, (01) : 91 - 99
  • [5] A Reconfigurable Block Cryptographic Processor Based on VLIW Architecture
    Li Wei
    Zeng Xiaoyang
    Nan Longmei
    Chen Tao
    Dai Zibin
    CHINA COMMUNICATIONS, 2016, 13 (01) : 91 - 99
  • [6] Architecture exploration for a reconfigurable architecture template
    Mei, BF
    Lambrechts, A
    Mignolet, JY
    Verkest, D
    Lauwereins, R
    IEEE DESIGN & TEST OF COMPUTERS, 2005, 22 (02): : 90 - 101
  • [7] A RECONFIGURABLE VLSI ARCHITECTURE FOR A DATABASE PROCESSOR
    OFLAZER, K
    AFIPS CONFERENCE PROCEEDINGS, 1983, 52 : 271 - &
  • [8] Reconfigurable VLSI architecture for FFT processor
    Sung, Tze-Yun
    Hsin, Hsi-Chin
    Ko, Lu-Ting
    WSEAS Transactions on Circuits and Systems, 2009, 8 (06): : 465 - 474
  • [9] Optimised reconfigurable MAC processor architecture
    Iliopoulos, M
    Antonakopoulos, T
    ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 253 - 258
  • [10] Reconfigurable VLSI Architecture for FFT Processor
    Sung, Tze-Yun
    Hsin, Hsi-Chin
    KO, LU-TING
    MUSP '06: PROCEEDINGS OF THE 9TH WSEAS INTERNATIONAL CONFERENCE ON MULTIMEDIA SYSTEMS AND SIGNAL PROCESSING, 2009, : 79 - +
12345