Dynamic reconfigurable architecture exploration based on parameterized reconfigurable processor model

被引：0
|
作者：
Graduate School of Information Science and Technology, Osaka University, Japan [1 ]
机构：
来源：
IFIP Advances in Information and Communication Technology | 2007年 / 357-376\期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：357 / 376
相关论文
共 50 条
  • [21] A Hybrid Scheduling Algorithm for Reconfigurable Processor Architecture
    Cai, Xilong
    Hu, Wei
    Ma, Tianao
    Ma, Rongxuan
    PROCEEDINGS OF THE 2018 13TH IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS (ICIEA 2018), 2018, : 745 - 749
  • [22] A novel reconfigurable co-processor architecture
    Aggarwal, G
    Thaper, N
    Aggarwal, K
    Balakrishnan, M
    Kumar, S
    TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 370 - 375
  • [23] Reconfigurable stream processor architecture for software radio
    Gao, Deyuan
    Tian, Hangpei
    Zhu, Yi'an
    Hangkong Xuebao/Acta Aeronautica et Astronautica Sinica, 2008, 29 (06): : 1612 - 1618
  • [24] An interesting reconfigurable optical signal processor architecture
    Guha, D
    2003 INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY, VOL 1 AND 2, PROCEEDINGS, 2003, : 689 - 692
  • [25] Task partitioning oriented architecture exploration method for dynamic reconfigurable architectures
    Taniguchi, Ittetsu
    Ueda, Kyoko
    Sakanushi, Keishi
    Takeuchi, Yoshinori
    Imai, Masaharu
    IFIP VLSI-SOC 2006: IFIP WG 10.5 INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION & SYSTEM-ON-CHIP, 2006, : 290 - +
  • [26] Optimization of reconfigurable processor based on dynamic configuration context compression
    National ASIC System Engineering Technology Research Center, Southeast University, Nanjing
    210096, China
    Dongnan Daxue Xuebao, 5 (822-827):
  • [27] A C-based algorithm developed flow for a reconfigurable processor architecture
    Mucci, C
    Chiesa, C
    Lodi, A
    Toma, M
    Campi, F
    INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2003, : 69 - 73
  • [28] Reconfigurable Architecture Model Based on Layered Hypergraph
    Yang, Fan
    Shen, Laixin
    2015 CHINESE AUTOMATION CONGRESS (CAC), 2015, : 1868 - 1873
  • [29] Hardware/software design space exploration for a reconfigurable processor
    La Rosa, A
    Lavagno, L
    Passerone, C
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, 2003, : 570 - 575
  • [30] A Parameterized Design of Modular Exponentiation on Reconfigurable Platforms for RSA Cryptographic Processor
    Latif, Kashif
    Mahboob, Athar
    Ikram, Nassar
    2009 2ND INTERNATIONAL CONFERENCE ON COMPUTER, CONTROL AND COMMUNICATION, 2009, : 587 - 594
12345