Architecture exploration for a reconfigurable architecture template

被引：0
|
作者：
Mei, BF
Lambrechts, A
Mignolet, JY
Verkest, D
Lauwereins, R
机构：
[1] Katholieke Univ Leuven, Louvain, Belgium
[2] Free Univ Brussels, B-1050 Brussels, Belgium
来源：
IEEE DESIGN & TEST OF COMPUTERS | 2005年 / 22卷 / 02期
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
The vast design space of coarse-grained reconfigurable architectures, complicates the design of optimized processors. However, a flexible architecture template and a retargetable simulator and compiler enable systematic architecture exploration that can lead to more efficient domain specific architecture designs..
引用
收藏
页码：90 / 101
页数：12
相关论文
共 50 条
  • [31] PipeRench: A reconfigurable architecture and compiler
    Goldstein, SC
    Schmit, H
    Budiu, M
    Cadambi, S
    Moe, M
    Taylor, RR
    COMPUTER, 2000, 33 (04) : 70 - +
  • [32] A new scalable and reconfigurable architecture
    Meribout, Mahmoud
    IEEE Potentials, 2003, 22 (03): : 26 - 32
  • [33] Placement for the reconfigurable datapath architecture
    Lai, YT
    Lai, HY
    Yeh, CN
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 1875 - 1878
  • [34] SOFTWARE ARCHITECTURE FOR RECONFIGURABLE SYSTEMS
    ESTEBAN, JA
    PINILLA, JM
    IZAGUIRRE, MRU
    ELECTRICAL COMMUNICATION, 1990, 64 (04): : 334 - 340
  • [35] RECONFIGURABLE COMPUTER CHANGES ARCHITECTURE
    MCLEOD, J
    ELECTRONICS-US, 1994, 67 (08): : 5 - 5
  • [36] Formal Specification of Reconfigurable Architecture
    Chang, Zhiming
    Cui, Yonghua
    Han, Xueyan
    He, Junan
    SOFTWARE ENGINEERING AND KNOWLEDGE ENGINEERING: THEORY AND PRACTICE, VOL 1, 2012, 114 : 481 - 490
  • [37] A Reconfigurable Array Architecture for NML
    Causapruno, G.
    Garlando, U.
    Cairo, F.
    Zamboni, M.
    Graziano, M.
    2016 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2016, : 99 - 104
  • [38] Virtualization on the Tartan reconfigurable architecture
    Mishra, Mahim
    Goldstein, Seth C.
    2007 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, VOLS 1 AND 2, 2007, : 323 - 330
  • [39] A reconfigurable viterbi decoder architecture
    Chadha, K
    Cavallaro, JR
    CONFERENCE RECORD OF THE THIRTY-FIFTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1 AND 2, 2001, : 66 - 71
  • [40] Reconfigurable Architecture for IP Peripherals
    Saxena, Manish Kumar
    Bhatnagar, Ekansh
    Jaiswal, Nitin
    Parab, Milind
    Kulkarni, Samir Nagesh
    INTERNATIONAL CONFERENCE ON SIGNALS AND ELECTRONIC SYSTEMS (ICSES '10): CONFERENCE PROCEEDINGS, 2010, : 347 - 350
12345