Architecture exploration for a reconfigurable architecture template

被引：0
|
作者：
Mei, BF
Lambrechts, A
Mignolet, JY
Verkest, D
Lauwereins, R
机构：
[1] Katholieke Univ Leuven, Louvain, Belgium
[2] Free Univ Brussels, B-1050 Brussels, Belgium
来源：
IEEE DESIGN & TEST OF COMPUTERS | 2005年 / 22卷 / 02期
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
The vast design space of coarse-grained reconfigurable architectures, complicates the design of optimized processors. However, a flexible architecture template and a retargetable simulator and compiler enable systematic architecture exploration that can lead to more efficient domain specific architecture designs..
引用
收藏
页码：90 / 101
页数：12
相关论文
共 50 条
  • [21] A Fast Design Space Exploration Method for Reconfigurable Architecture Based on Loop Optimization
    Zhang, Dan
    Zhao, Rongcai
    Han, Lin
    Liang, Weifang
    Qu, Jin
    Liu, Xiaonan
    MATERIALS, MECHATRONICS AND AUTOMATION, PTS 1-3, 2011, 467-469 : 812 - 817
  • [22] RAD-Sim: Rapid Architecture Exploration for Novel Reconfigurable Acceleration Devices
    Boutros, Andrew
    Nurvitadhi, Eriko
    Betz, Vaughn
    2022 32ND INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, FPL, 2022, : 438 - 444
  • [23] Design space exploration of an optimized compiler approach for a generic reconfigurable array architecture
    Grigoris Dimitroulakos
    Michalis D. Galanis
    Costas E. Goutis
    The Journal of Supercomputing, 2007, 40 : 127 - 157
  • [24] TRAM: An Open-Source Template-based Reconfigurable Architecture Modeling Framework
    Qiu, Yunhui
    Cao, Yuhang
    Dai, Yuan
    Yin, Wenbo
    Wang, Lingli
    2022 32ND INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, FPL, 2022, : 61 - 69
  • [25] IMORC: An infrastructure and architecture template for implementing high-performance reconfigurable FPGA accelerators
    Schumacher, Tobias
    Plessl, Christian
    Platzner, Marco
    MICROPROCESSORS AND MICROSYSTEMS, 2012, 36 (02) : 110 - 126
  • [26] Micro-architecture design exploration template for AutoML case study on SqueezeSEMAuto
    Chantrapornchai, Chantana
    Kajkamhaeng, Supasit
    Romphet, Phattharaphon
    SCIENTIFIC REPORTS, 2023, 13 (01)
  • [27] Micro-architecture design exploration template for AutoML case study on SqueezeSEMAuto
    Chantana Chantrapornchai
    Supasit Kajkamhaeng
    Phattharaphon Romphet
    Scientific Reports, 13
  • [28] Mapping applications on coarse-grained reconfigurable systems using architecture template modeling
    Wang, Dawei
    Cao, Yafei
    Yan, Ming
    Li, Sikun
    PROCEEDINGS OF 2007 10TH IEEE INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN AND COMPUTER GRAPHICS, 2007, : 557 - 560
  • [29] A Reconfigurable Architecture for Posit Arithmetic
    Sarkar, Souradip
    Velayuthan, Purushotham Murugappa
    Gomony, Manil Dev
    2019 22ND EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2019, : 82 - 87
  • [30] MUMS - RECONFIGURABLE MICROPROCESSOR ARCHITECTURE
    FAIMAN, M
    WEAVER, AC
    CATLIN, RW
    COMPUTER, 1977, 10 (01) : 11 - 17
12345