A 4.9-GHz low power, low jitter, LC phase locked loop

被引：4

作者：

Liu, T. ^{[1
]}

机构：

[1] So Methodist Univ, Dallas, TX 75275 USA

来源：

JOURNAL OF INSTRUMENTATION | 2010年 / 5卷

关键词：

VLSI circuits; Analogue electronic circuits; Front-end electronics for detector readout;

D O I：

10.1088/1748-0221/5/12/C12045

中图分类号：

TH7 [仪器、仪表];

学科分类号：

0804 ; 080401 ; 081102 ;

摘要：

This paper presents a low power, low jitter LC phase locked loop (PLL) which has been designed and fabricated in a commercial 0.25-mu m m Silicon-on-Sapphire CMOS technology. Random jitter and deterministic jitter of the PLL are 1.3 ps and 7.5 ps, respectively. The measured tuning range, from 4.6 to 5.0 GHz, is narrower than the expected one, from 3.8 to 5.0 GHz. The narrow tuning range issue has been investigated and traced to the first stage of the divider chain. The power consumption at the central frequency is 111 mW.

引用

页数：9

共 50 条

[41] A Low-Jitter and Low-Reference-Spur 320 GHz Signal Source With an 80 GHz Integer-N Phase-Locked Loop Using a Quadrature XOR Technique
Liang, Yuan
Boon, Chirn Chye
Qi, Gengzhen
Dziallas, Giannino
Kissinger, Dietmar
Ng, Herman Jalli
Mak, Pui-In
Wang, Yong
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2022, 70 (05) : 2642 - 2657
[42] A low-power phase-locked loop for UWB applications
Tapio Rapinoja
Kari Stadius
Kari Halonen
Analog Integrated Circuits and Signal Processing, 2008, 54 : 95 - 103
[43] A low-power phase-locked loop for UWB applications
Rapinoja, Tapio
Stadius, Kari
Halonen, Kari
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2008, 54 (02) : 95 - 103
[44] A Study on Low Power Phase Frequency Detectors for Delay Locked Loop
Loon, L. W.
Reaz, M. B. I.
Bhuiyan, M. A. S.
Marufuzzaman, Mohd.
Badal, Md. Torikul Islam
2016 INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRICAL, ELECTRONIC AND SYSTEMS ENGINEERING (ICAEES), 2016, : 147 - 150
[45] Design and Analysis of Phase Locked Loop for Low Power Wireless Applications
Akshay, A.
Kiran, Divya
Chandramohan, P.
Duraiswamy, Punithavathi
2016 CONFERENCE ON EMERGING DEVICES AND SMART SYSTEMS (ICEDSS), 2016, : 61 - 65
[46] A low-power phase-locked loop for UWB applications
Rapinoja, Tapio
Stadius, Kari
Halonen, Kari
24TH NORCHIP CONFERENCE, PROCEEDINGS, 2006, : 23 - +
[47] Low-gain-wide-range 2.4-GHz Phase Locked Loop
Rahajandraibe, W.
Zaid, L.
De Beaupre, V. Cheynet
Roche, J.
2007 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-4, 2007, : 26 - 29
[48] A 4.9-GHz GaN MMIC Doherty Power Amplifier for 5G Application
Liu, Rui-Jia
Zhu, Xiao-Wei
Jiang, Xin
Xia, Dong
2019 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT2019), 2019,
[49] A 2.34-3.29GHz CMOS LC VCO with Low Phase Noise and Low Power
Wang, Hao
Cui, Xiaole
Lee, Chung Len
Cheng, Zuolin
2014 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2014,
[50] A Low-Jitter All-Digital Phase-Locked Loop Using a Suppressive Digital Loop Filter
Hsu, Hsuan-Jung
Huang, Shi-Yu
2009 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, 2009, : 158 - 161

← 1 2 3 4 5 →