A 4.9-GHz low power, low jitter, LC phase locked loop

被引：4

作者：

Liu, T. ^{[1
]}

机构：

[1] So Methodist Univ, Dallas, TX 75275 USA

来源：

JOURNAL OF INSTRUMENTATION | 2010年 / 5卷

关键词：

VLSI circuits; Analogue electronic circuits; Front-end electronics for detector readout;

D O I：

10.1088/1748-0221/5/12/C12045

中图分类号：

TH7 [仪器、仪表];

学科分类号：

0804 ; 080401 ; 081102 ;

摘要：

This paper presents a low power, low jitter LC phase locked loop (PLL) which has been designed and fabricated in a commercial 0.25-mu m m Silicon-on-Sapphire CMOS technology. Random jitter and deterministic jitter of the PLL are 1.3 ps and 7.5 ps, respectively. The measured tuning range, from 4.6 to 5.0 GHz, is narrower than the expected one, from 3.8 to 5.0 GHz. The narrow tuning range issue has been investigated and traced to the first stage of the divider chain. The power consumption at the central frequency is 111 mW.

引用

页数：9

共 50 条

[31] Design and Analysis of a Low Power Digital Phase Locked Loop
Bhati, Deepak
Singh, Balwinder
2016 8TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMMUNICATION NETWORKS (CICN), 2016, : 275 - 279
[32] 4.9-GHz low-phase-noise transformer-based superharmonic-coupled GaInP/GaAs HBT QVCO
Meng, C. C.
Chang, Y. W.
Tseng, S. C.
IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2006, 16 (06) : 339 - 341
[33] A 4.9GHz Low Power QVCO Using Injection Locked Techniques for Wireless Wearable Applications
Lai, Wen-Cheng
Jang, Sheng-Lyang
Su, Shyh-Shyang
2016 11TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT-IAAC 2016), 2016, : 266 - 269
[34] A low-voltage low-power CMOS phase-locked loop
Chang, RC
Kuo, LC
Chen, HM
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2005, 14 (05) : 997 - 1006
[35] A Low Noise, Low Power Phase-Locked Loop, Using Optimization Methods
Ghaderi, Noushin
Erfani-jazi, Hamid Reza
Mohseni-Mirabadi, Mehdi
JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING, 2016, 2016 (2016)
[36] Low-area on-chip circuit for jitter measurement in a phase-locked loop
Cazeaux, JM
Omaña, M
Metra, C
10TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, PROCEEDINGS, 2004, : 17 - 22
[37] A low-jitter phase-locked loop with a discriminator-aided edge detector
Lu, Chih-Wen
Leong, Man Fai
PROCEEDINGS OF THE 6TH INTERNATIONAL CARIBBEAN CONFERENCE ON DEVICES, CIRCUITS, AND SYSTEMS, 2006, : 315 - +
[38] A Low Jitter Digital Phase-Locked Loop With a Hybrid Analog/Digital PI Control
Jung, Seok Min
Roveda, Janet Meiling
2015 IEEE 13TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2015,
[39] A new all-digital phase-locked loop with high precision and low jitter
Chow, Hwang-Cherng
Su, Chung-Hsin
INTERNATIONAL JOURNAL OF ELECTRONICS, 2008, 95 (12) : 1241 - 1249
[40] A Fast AFC Loop with A Low Power Consumption, Low Phase Noise LC VCO
Shu, Jiayun
Li, Zhiqun
PROCEEDINGS OF 3RD INTERNATIONAL CONFERENCE ON MULTIMEDIA TECHNOLOGY (ICMT-13), 2013, 84 : 1580 - 1587

← 1 2 3 4 5 →