A 4.9-GHz low power, low jitter, LC phase locked loop

被引：4

作者：

Liu, T. ^{[1
]}

机构：

[1] So Methodist Univ, Dallas, TX 75275 USA

来源：

JOURNAL OF INSTRUMENTATION | 2010年 / 5卷

关键词：

VLSI circuits; Analogue electronic circuits; Front-end electronics for detector readout;

D O I：

10.1088/1748-0221/5/12/C12045

中图分类号：

TH7 [仪器、仪表];

学科分类号：

0804 ; 080401 ; 081102 ;

摘要：

This paper presents a low power, low jitter LC phase locked loop (PLL) which has been designed and fabricated in a commercial 0.25-mu m m Silicon-on-Sapphire CMOS technology. Random jitter and deterministic jitter of the PLL are 1.3 ps and 7.5 ps, respectively. The measured tuning range, from 4.6 to 5.0 GHz, is narrower than the expected one, from 3.8 to 5.0 GHz. The narrow tuning range issue has been investigated and traced to the first stage of the divider chain. The power consumption at the central frequency is 111 mW.

引用

页数：9

共 50 条

[21] A low jitter, low spur multiphase phase-locked loop for an IR-UWB receiver
Shao Ke
Chen Hu
Pan Yaohua
Hong Zhiliang
JOURNAL OF SEMICONDUCTORS, 2010, 31 (08)
[22] Low Noise-Low Power Digital Phase-Locked Loop
Saber, M.
Jitsumatsu, Y.
Khan, M. T. A.
TENCON 2010: 2010 IEEE REGION 10 CONFERENCE, 2010, : 1324 - 1329
[23] A 2.4-GHz Low-Power All-Digital Phase-Locked Loop
Xu, Liangge
Lindfors, Saska
Stadius, Kari
Ryynanen, Jussi
PROCEEDINGS OF THE IEEE 2009 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2009, : 331 - 334
[24] Low Power 28 nm Fully Depleted Silicon on Insulator 2.45 GHz Phase Locked Loop
Fonseca, Alexandre
de Foucauld, Emeric
Lorenzini, Philippe
Jacquemod, Gilles
JOURNAL OF LOW POWER ELECTRONICS, 2014, 10 (01) : 149 - 162
[25] A 2.4-GHz Low-Power All-Digital Phase-Locked Loop
Xu, Liangge
Lindfors, Saska
Stadius, Kari
Ryynanen, Jussi
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (08) : 1513 - 1521
[26] A low jitter phase-locked loop based on self-biased techniques
Xian, Zhang
Hhua, Liu
Lei, Li
IEICE ELECTRONICS EXPRESS, 2015, 12 (16):
[27] A low-jitter leakage-free digitally calibrated phase locked loop
kazeminia, Sarang
Soltani, Arefeh
COMPUTERS & ELECTRICAL ENGINEERING, 2020, 88
[28] A low jitter all - digital phase - locked loop in 180 nm CMOS technology
Shumkin, O. V.
Butuzov, V. A.
Normanov, D. D.
Ivanov, P. Yu
INTERNATIONAL CONFERENCE ON PARTICLE PHYSICS AND ASTROPHYSICS (ICPPA-2015), PTS 1-4, 2016, 675
[29] A Low-Jitter Self-Biased Phase-Locked Loop for SerDes
Yuan, Heng-zhou
Guo, Yang
Liu, Yao
Liang, Bin
Guo, Qian-cheng
Tan, Jia-wei
2016 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2016, : 59 - 60
[30] An All-Digital Phase-Locked Loop with Fast Acquisition and Low Jitter
Zhao, Jun
Kim, Yong-Bin
ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 277 - 280

← 1 2 3 4 5 →