InP/InGaAs heterostructure bipolar transistors using a patterned subcollector

被引:0
|
作者
Hamm, RA [1 ]
Ryan, R [1 ]
Pinzone, C [1 ]
Kopf, R [1 ]
Pullela, R [1 ]
Tate, A [1 ]
Burm, J [1 ]
机构
[1] AT&T Bell Labs, Lucent Technol, Murray Hill, NJ 07974 USA
关键词
D O I
暂无
中图分类号
O646 [电化学、电解、磁化学];
学科分类号
081704 ;
摘要
InP/InGaAs based heterostructure bipolar transistors (HBTs) have been fabricated using a process which starts with a patterned subcollector and subsequent regrowth aimed at achieving a lower base-collector capacitance. The n(+)-InGaAs subcollector layer was patterned using standard contact lithography and wet etching techniques. The remainder of the structure, collector, base and emitter, were then regrown over the patterned InGaAs. Small devices with an emitter size of 3x5 um(2) were fabricated and tested. RF measurements gave peak f(T), and f(max) values of 37GHz and 52 GHz respectively. These values were limited by a high collector resistance either due to the metal contact or possibly the initial regrowth interface. A minimum capacitance of 23 fF was measured at a bias of -2.2 V V-bc. This was about 20 % lower than for a standard processed device. These results indicate this type of regrowth process may provide a method for scaling devices smaller than is possible with standard mesa technology.
引用
下载
收藏
页码:66 / 72
页数:7
相关论文
共 50 条
  • [31] Epitaxial regrowth of InP/InGaAs heterostructure on patterned, nonplanar substrates
    Kosior, Lukasz
    Radziewicz, Damian
    Zborowska-Lindert, Iwona
    Stafiniak, Andrzej
    Badura, Mikolaj
    Sciana, Beata
    MATERIALS SCIENCE-POLAND, 2016, 34 (04): : 872 - 880
  • [32] 20Gbit/s regenerative receiver IC using InP/InGaAs double-heterostructure bipolar transistors
    Sano, E
    Kurishima, K
    Yamahata, S
    ELECTRONICS LETTERS, 1997, 33 (02) : 159 - 160
  • [33] INP/INGAAS DOUBLE-HETEROSTRUCTURE BIPOLAR-TRANSISTORS FOR HIGH-SPEED ICS AND OEICS
    MATSUOKA, Y
    SANO, E
    SOLID-STATE ELECTRONICS, 1995, 38 (09) : 1703 - 1709
  • [34] HOT-ELECTRON INGAAS/INP HETEROSTRUCTURE BIPOLAR-TRANSISTORS WITH FT OF 110-GHZ
    NOTTENBURG, RN
    CHEN, YK
    PANISH, MB
    HUMPHREY, DA
    HAMM, R
    IEEE ELECTRON DEVICE LETTERS, 1989, 10 (01) : 30 - 32
  • [35] Surface passivation of InP/InGaAs heterojunction bipolar transistors
    Ng, WK
    Tan, CH
    Houston, PA
    Krysa, A
    Tahraoui, A
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2004, 19 (06) : 720 - 724
  • [36] ON THE STORAGE TIME OF INGAAS/INP BIPOLAR-TRANSISTORS
    SU, LM
    MEKONNEN, G
    GROTE, N
    IEEE ELECTRON DEVICE LETTERS, 1985, 6 (10) : 554 - 556
  • [37] INP-BASED HETEROSTRUCTURE BIPOLAR-TRANSISTORS
    NOTTENBURG, RN
    LEVI, AFJ
    CHEN, YK
    JALALI, B
    PANISH, MB
    CHO, AY
    GAAS IC SYMPOSIUM /: TECHNICAL DIGEST 1989, 1989, : 135 - 138
  • [38] Passivation of InGaAs surfaces and InGaAs/InP heterojunction bipolar transistors by sulfur treatment
    Driad, R
    Lu, ZH
    Charbonneau, S
    McKinnon, WR
    Laframboise, S
    Poole, PJ
    McAlister, SP
    APPLIED PHYSICS LETTERS, 1998, 73 (05) : 665 - 667
  • [39] InGaAs/InP DOUBLE HETEROSTRUCTURE BIPOLAR TRANSISTORS WITH NEAR-IDEAL beta VERSUS IC CHARACTERISTIC.
    Nottenburg, Richard N.
    Temkin, H.
    Panish, Morton B.
    Bhat, Rajaram
    Bischoff, J.C.
    Electron device letters, 1986, EDL-7 (11): : 643 - 645
  • [40] InP/InGaAs/InP Double Heterojunction Bipolar Transistors with 300 GHz Fmax
    Krishnan, S
    Dahlstrom, M
    Mathew, T
    Wei, Y
    Scott, D
    Urteaga, M
    Rodwell, MJW
    Liu, WK
    Lubyshev, D
    Fang, XM
    Wu, Y
    2001 INTERNATIONAL CONFERENCE ON INDIUM PHOSPHIDE AND RELATED MATERIALS, CONFERENCE PROCEEDINGS, 2001, : 31 - 34