InP/InGaAs heterostructure bipolar transistors using a patterned subcollector

被引:0
|
作者
Hamm, RA [1 ]
Ryan, R [1 ]
Pinzone, C [1 ]
Kopf, R [1 ]
Pullela, R [1 ]
Tate, A [1 ]
Burm, J [1 ]
机构
[1] AT&T Bell Labs, Lucent Technol, Murray Hill, NJ 07974 USA
关键词
D O I
暂无
中图分类号
O646 [电化学、电解、磁化学];
学科分类号
081704 ;
摘要
InP/InGaAs based heterostructure bipolar transistors (HBTs) have been fabricated using a process which starts with a patterned subcollector and subsequent regrowth aimed at achieving a lower base-collector capacitance. The n(+)-InGaAs subcollector layer was patterned using standard contact lithography and wet etching techniques. The remainder of the structure, collector, base and emitter, were then regrown over the patterned InGaAs. Small devices with an emitter size of 3x5 um(2) were fabricated and tested. RF measurements gave peak f(T), and f(max) values of 37GHz and 52 GHz respectively. These values were limited by a high collector resistance either due to the metal contact or possibly the initial regrowth interface. A minimum capacitance of 23 fF was measured at a bias of -2.2 V V-bc. This was about 20 % lower than for a standard processed device. These results indicate this type of regrowth process may provide a method for scaling devices smaller than is possible with standard mesa technology.
引用
下载
收藏
页码:66 / 72
页数:7
相关论文
共 50 条
  • [21] BREAKDOWN SPEED CONSIDERATIONS IN INP/INGAAS SINGLE-HETEROSTRUCTURE AND DOUBLE-HETEROSTRUCTURE BIPOLAR-TRANSISTORS
    CHAU, HF
    PAVLIDIS, D
    HU, J
    TOMIZAWA, K
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1993, 40 (01) : 2 - 8
  • [22] Be diffusion in InGaAs/InP heterojunction bipolar transistors
    Bahl, SR
    Moll, N
    Robbins, VM
    Kuo, HC
    Moser, BG
    Stillman, GE
    IEEE ELECTRON DEVICE LETTERS, 2000, 21 (07) : 332 - 334
  • [24] Comparative investigation of InP/InGaAs abrupt, setback, and heterostructure-emitter heterojunction bipolar transistors
    Tsai, Jung-Hui
    Huang, Chia-Hong
    Ma, Yung-Chun
    Wu, You-Ren
    SEMICONDUCTORS, 2012, 46 (12) : 1539 - 1544
  • [25] Ultrahigh-speed InP/InGaAs double-heterostructure bipolar transistors and analyses of their operation
    Matsuoka, Yutaka
    Yamahata, Shoji
    Kurishima, Kenji
    Ito, Hiroshi
    Japanese Journal of Applied Physics, Part 1: Regular Papers & Short Notes & Review Papers, 1996, 35 (11): : 5646 - 5654
  • [26] Investigation of InP/InGaAs heterostructure confinement bipolar transistors grown by low-pressure MOCVD
    Tsai, JH
    Chu, YC
    Zhu, KP
    Chiu, SY
    IVESC2004: THE 5TH INTERNATIONAL VACUUM ELECTRON SOURCES CONFERENCE PROCEEDINGS, 2004, : 371 - 371
  • [27] HIGH-SPEED INGAAS(P) INP DOUBLE-HETEROSTRUCTURE BIPOLAR-TRANSISTORS
    NOTTENBURG, RN
    BISCHOFF, JC
    PANISH, MB
    TEMKIN, H
    IEEE ELECTRON DEVICE LETTERS, 1987, 8 (06) : 282 - 284
  • [28] Ultrahigh-speed InP/InGaAs double-heterostructure bipolar transistors and analyses of their operation
    Matsuoka, Y
    Yamahata, S
    Kurishima, K
    Ito, H
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 1996, 35 (11): : 5646 - 5654
  • [29] Comparative investigation of InP/InGaAs abrupt, setback, and heterostructure-emitter heterojunction bipolar transistors
    Jung-Hui Tsai
    Chia-Hong Huang
    Yung-Chun Ma
    You-Ren Wu
    Semiconductors, 2012, 46 : 1539 - 1544
  • [30] HIGH-SPEED InGaAs(P)/InP DOUBLE-HETEROSTRUCTURE BIPOLAR TRANSISTORS.
    Nottenburg, Richard N.
    Bischoff, J.-C.
    Panish, Morton B.
    Temkin, H.
    Electron device letters, 1987, EDL-8 (06): : 282 - 284