InP/InGaAs heterostructure bipolar transistors using a patterned subcollector

被引:0
|
作者
Hamm, RA [1 ]
Ryan, R [1 ]
Pinzone, C [1 ]
Kopf, R [1 ]
Pullela, R [1 ]
Tate, A [1 ]
Burm, J [1 ]
机构
[1] AT&T Bell Labs, Lucent Technol, Murray Hill, NJ 07974 USA
关键词
D O I
暂无
中图分类号
O646 [电化学、电解、磁化学];
学科分类号
081704 ;
摘要
InP/InGaAs based heterostructure bipolar transistors (HBTs) have been fabricated using a process which starts with a patterned subcollector and subsequent regrowth aimed at achieving a lower base-collector capacitance. The n(+)-InGaAs subcollector layer was patterned using standard contact lithography and wet etching techniques. The remainder of the structure, collector, base and emitter, were then regrown over the patterned InGaAs. Small devices with an emitter size of 3x5 um(2) were fabricated and tested. RF measurements gave peak f(T), and f(max) values of 37GHz and 52 GHz respectively. These values were limited by a high collector resistance either due to the metal contact or possibly the initial regrowth interface. A minimum capacitance of 23 fF was measured at a bias of -2.2 V V-bc. This was about 20 % lower than for a standard processed device. These results indicate this type of regrowth process may provide a method for scaling devices smaller than is possible with standard mesa technology.
引用
下载
收藏
页码:66 / 72
页数:7
相关论文
共 50 条
  • [41] Passivation of graded-base InP/InGaAs/InP double heterostructure bipolar transistors by room-temperature deposited SiNx.
    Jin, Z
    Otten, F
    Neumann, S
    Reimann, T
    Prost, W
    Tegude, FJ
    2003 INTERNATIONAL CONFERENCE INDIUM PHOSPHIDE AND RELATED MATERIALS, CONFERENCE PROCEEDINGS, 2003, : 156 - 159
  • [42] InP/InGaAs heterojunction bipolar transistors with superlattice emitter structure
    Wang, WC
    Lin, KP
    Yu, KH
    Lin, KW
    Yen, CH
    Chiou, WH
    Wang, CK
    Liu, WC
    COMMAD 2000 PROCEEDINGS, 2000, : 234 - 237
  • [43] Gain limitations of scaled InP/InGaAs heterojunction bipolar transistors
    1600, American Institute of Physics Inc. (89):
  • [44] Analytical modeling of pnp InP/InGaAs heterojunction bipolar transistors
    Datta, S
    Roenker, KP
    Cahay, MM
    Lunardi, LM
    SOLID-STATE ELECTRONICS, 2000, 44 (07) : 1331 - 1333
  • [45] Low frequency noise of InP/InGaAs heterojunction bipolar transistors
    Penarier, A
    Pascal, F
    G-Jarrix, S
    Delseny, C
    Riet, M
    Blayac, S
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2001, 40 (2A): : 525 - 529
  • [46] InP/InGaAs heterojunction bipolar transistors with different μ-bridge structures
    于进勇
    刘新宇
    夏洋
    Journal of Semiconductors, 2009, 30 (11) : 31 - 33
  • [47] Gain limitations of scaled InP/InGaAs heterojunction bipolar transistors
    Rohner, M
    Schnyder, I
    Huber, D
    Jäckel, H
    Bergamaschi, C
    JOURNAL OF APPLIED PHYSICS, 2001, 89 (11) : 6444 - 6448
  • [48] An improved model for InP/InGaAs double heterojunction bipolar transistors
    Shi, Yuxia
    Jin, Zhi
    Su, Yongbo
    Cao, Yuxiong
    Wang, Yan
    SOLID-STATE ELECTRONICS, 2013, 81 : 163 - 169
  • [49] Patterned n+ implant into InP substrate for HBT subcollector
    Chen, MY
    Sokolich, M
    Chow, DH
    Bui, S
    Royter, Y
    Hitko, D
    Thomas, S
    Fields, CH
    Rajavel, RD
    Shi, BQ
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (10) : 1736 - 1739
  • [50] HIGH-SPEED INP/INGAAS DOUBLE-HETEROSTRUCTURE BIPOLAR-TRANSISTORS WITH SUPPRESSED COLLECTOR CURRENT BLOCKING
    KURISHIMA, K
    NAKAJIMA, H
    KOBAYASHI, T
    MATSUOKA, Y
    ISHIBASHI, T
    APPLIED PHYSICS LETTERS, 1993, 62 (19) : 2372 - 2374