Design of high-speed two-stage cascode-compensated operational amplifiers based on settling time and open-loop parameters

被引:17
|
作者
Aminzadeh, Hamed [1 ]
Danaie, Mohammad [1 ]
Lotfi, Reza [1 ]
机构
[1] Ferdowsi Univ Mashhad, Integrated Syst Lab, EE Dept, Mashhad, Iran
关键词
cascode compensation; design methodology; frequency compensation; operational amplifiers; power optimization; settling time; switched-capacitor circuits;
D O I
10.1016/j.vlsi.2007.05.003
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Settling behavior of operational amplifiers is of great importance in many applications. In this paper, an efficient methodology for the design of high-speed two-stage operational amplifiers based on settling time is proposed. Concerning the application of the operational amplifier, it specifies proper open-loop circuit parameters to obtain the desired settling time and closed-loop stability. As the effect of transfer function zeros has been taken into account, the proposed methodology becomes more accurate in achieving the desired specifications. Simulation results are presented to show the effectiveness of the methodology. (C) 2007 Elsevier B.V. All rights reserved.
引用
收藏
页码:183 / 192
页数:10
相关论文
共 40 条
  • [1] Design of cascode-compensated opamps based on settling time and open-loop parameters
    Aminzadeh, Harried
    Danaie, Mohammad
    Lotfi, Reza
    24TH NORCHIP CONFERENCE, PROCEEDINGS, 2006, : 111 - +
  • [2] Design guidelines for two-stage cascode-compensated operational amplifiers
    Aminzadeh, Hamed
    Lotfi, Reza
    Rahimian, Somayyeh
    2006 13TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2006, : 264 - +
  • [3] Systematic Design of Two-Stage Operational Amplifiers Based on Settling Time and Open-Loop Constraints
    Aminzadeh, Hamed
    Danaie, Mohammad
    GLSVLSI'07: PROCEEDINGS OF THE 2007 ACM GREAT LAKES SYMPOSIUM ON VLSI, 2007, : 497 - 500
  • [4] Exact design for the settling time of two-stage Miller compensated operational amplifiers
    Lv, Gaochong
    Guo, Yushun
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2022, 110 (01) : 151 - 163
  • [5] Exact design for the settling time of two-stage Miller compensated operational amplifiers
    Gaochong Lv
    Yushun Guo
    Analog Integrated Circuits and Signal Processing, 2022, 110 : 151 - 163
  • [6] Systematic steps in design of a CMOS two-stage cascode-compensated OTA
    Kashmiri, SM
    Hedayati, H
    Shoaei, O
    ICM 2003: PROCEEDINGS OF THE 15TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2003, : 409 - 412
  • [7] Design guidelines for high-speed two-stage CMOS operational amplifiers
    Aminzadeh, Hamed
    Lotfi, Reza
    ARABIAN JOURNAL FOR SCIENCE AND ENGINEERING, 2007, 32 (2C) : 75 - 87
  • [8] A Hybrid Miller-Cascode Compensation for Fast Settling in Two-Stage Operational Amplifiers
    Ju, Hyungyu
    Lee, Minjae
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2020, 28 (08) : 1770 - 1781
  • [9] Design of two-stage Miller-compensated amplifiers based on an optimized settling model
    Aminzadeh, Hamed
    Danaie, Mohammad
    Lotfi, Reza
    20TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: TECHNOLOGY CHALLENGES IN THE NANOELECTRONICS ERA, 2007, : 171 - +
  • [10] Fast-settling CMOS two-stage operational transconductance amplifiers and their systematic design
    Yao, LB
    Steyaert, M
    Sansen, W
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, PROCEEDINGS, 2002, : 839 - 842