Design of high-speed two-stage cascode-compensated operational amplifiers based on settling time and open-loop parameters

被引：17

作者：

Aminzadeh, Hamed ^{[1
]}

Danaie, Mohammad ^{[1
]}

Lotfi, Reza ^{[1
]}

机构：

[1] Ferdowsi Univ Mashhad, Integrated Syst Lab, EE Dept, Mashhad, Iran

来源：

INTEGRATION-THE VLSI JOURNAL | 2008年 / 41卷 / 02期

关键词：

cascode compensation; design methodology; frequency compensation; operational amplifiers; power optimization; settling time; switched-capacitor circuits;

D O I：

10.1016/j.vlsi.2007.05.003

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Settling behavior of operational amplifiers is of great importance in many applications. In this paper, an efficient methodology for the design of high-speed two-stage operational amplifiers based on settling time is proposed. Concerning the application of the operational amplifier, it specifies proper open-loop circuit parameters to obtain the desired settling time and closed-loop stability. As the effect of transfer function zeros has been taken into account, the proposed methodology becomes more accurate in achieving the desired specifications. Simulation results are presented to show the effectiveness of the methodology. (C) 2007 Elsevier B.V. All rights reserved.

引用

页码：183 / 192

页数：10

共 40 条

[21] The High-Efficiency Optimization Design Method for Two-Stage Miller Compensated Operational Amplifier
Yang, Yunqi
Yin, Xiaoyu
Chen, Dongdong
Li, Di
Yang, Yintang
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2024, 71 (04) : 2029 - 2033
[22] Design of a low-power high open-loop gain operational amplifier for capacitively-coupled instrumentation amplifiers
Prasopsin, Pakorn
Wattanapanitch, Woradorn
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2017, 45 (11) : 1552 - 1575
[23] Parameter Optimization of High-Speed CMOS Operational Amplifiers Based on Dual-Input Stage
Prokopenko, N. N.
Gourary, M. M.
Rusakov, S. G.
Ulyanov, S. L.
Zharov, M. M.
Savchenko, E. M.
2017 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS), 2017,
[24] gm/ID Design Considerations for Subthreshold-based CMOS Two-stage Operational Amplifiers
Aueamnuay, Chaiyanut
Kayyil, Ajmal Vadakkan
Liu, Jialin
Thota, Narayana Bhagirath
Allstot, David J.
2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
[25] SETTLING-TIME-ORIENTED DESIGN PROCEDURE FOR TWO-STAGE AMPLIFIERS WITH CURRENT-BUFFER MILLER COMPENSATION
Pugliese, Andrea
Amoroso, Francesco
Cappuccino, Gregorio
Cocorullo, Giuseppe
REVUE ROUMAINE DES SCIENCES TECHNIQUES-SERIE ELECTROTECHNIQUE ET ENERGETIQUE, 2009, 54 (04): : 375 - 384
[26] Settling-time-oriented design procedure for two-stage amplifiers with current-buffer Miller compensation
Pugliese, A.
Amoroso, F. A.
Cappuccino, G.
Cocorullo, G.
ECCSC 08: 4TH EUROPEAN CONFERENCE ON CIRCUITS AND SYSTEMS FOR COMMUNICATIONS, 2008, : 114 - +
[27] PROTOTYPE DESIGN OF A TWO-STAGE HIGH-SPEED MOTOR DRIVEN AIR COMPRESSOR
Backman, Jari L. H.
Turunen-Saaresti, Teemu
Saari, Juha
PROCEEDINGS OF THE ASME TURBO EXPO 2008, VOL 1, 2008, : 807 - 816
[28] A new background continuous-time offset cancelation and gain calibration strategy for open-loop residue amplifiers in high-speed and high-resolution ADC's
Ghasemzadeh, Mehdi
Hadidi, Khayrollah
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2022, 50 (12) : 4202 - 4218
[29] Service classification of high-speed network traffic based on Two-Stage Clustering
Wu, Hua
Sui, Yuping
Cheng, Guang
Hu, Xiaoyan
Shang, Qinghua
2022 23RD ASIA-PACIFIC NETWORK OPERATIONS AND MANAGEMENT SYMPOSIUM (APNOMS 2022), 2022, : 79 - 84
[30] An innovative open-loop CDR based on injection-locked oscillator for high-speed data link applications
Bégueret, JB
Deval, Y
Scarabello, C
Le Gall, JY
Pignol, M
2003 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2003, : 313 - 316

← 1 2 3 4 →