Design of high-speed two-stage cascode-compensated operational amplifiers based on settling time and open-loop parameters

被引：17
|
作者：
Aminzadeh, Hamed [1 ]
Danaie, Mohammad [1 ]
Lotfi, Reza [1 ]
机构：
[1] Ferdowsi Univ Mashhad, Integrated Syst Lab, EE Dept, Mashhad, Iran
来源：
INTEGRATION-THE VLSI JOURNAL | 2008年 / 41卷 / 02期
关键词：
cascode compensation; design methodology; frequency compensation; operational amplifiers; power optimization; settling time; switched-capacitor circuits;
D O I：
10.1016/j.vlsi.2007.05.003
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Settling behavior of operational amplifiers is of great importance in many applications. In this paper, an efficient methodology for the design of high-speed two-stage operational amplifiers based on settling time is proposed. Concerning the application of the operational amplifier, it specifies proper open-loop circuit parameters to obtain the desired settling time and closed-loop stability. As the effect of transfer function zeros has been taken into account, the proposed methodology becomes more accurate in achieving the desired specifications. Simulation results are presented to show the effectiveness of the methodology. (C) 2007 Elsevier B.V. All rights reserved.
引用
收藏
页码：183 / 192
页数：10
相关论文
共 40 条
  • [11] Three-stage nested-Miller-compensated operational amplifiers: Analysis, design, and optimization based on settling time
    Aminzadeh, Hamed
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2011, 39 (06) : 573 - 587
  • [12] A High-speed Pipelined ADC Based on Open-loop Amplification
    Huang, Yujia
    Meng, Qiao
    Li, Fei
    2018 PROGRESS IN ELECTROMAGNETICS RESEARCH SYMPOSIUM (PIERS-TOYAMA), 2018, : 82 - 85
  • [13] iSprawl: Design and tuning for high-speed autonomous open-loop running
    Kim, Sangbae
    Clark, Jonathan E.
    Cutkosky, Mark R.
    INTERNATIONAL JOURNAL OF ROBOTICS RESEARCH, 2006, 25 (09): : 903 - 912
  • [14] The Design of Fast-Settling Three-Stage Amplifiers Using the Open-Loop Damping Factor as a Design Parameter
    Nguyen, Ray
    Murmann, Boris
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2010, 57 (06) : 1244 - 1254
  • [15] Analysis on a Cascaded Structure in Open-Loop Time Amplifier for High-Speed Operation
    Niitsu, Kiichi
    Harigai, Naohiro
    Hirabayashi, Daiki
    Sakurai, Masato
    Osawa, Yusuke
    Yamaguchi, Takahiro J.
    Kobayashi, Haruo
    ADVANCED MICRO-DEVICE ENGINEERING IV, 2014, 596 : 171 - +
  • [16] Accurate Settling-Time Modeling and Design Procedures for Two-Stage Miller-Compensated Amplifiers for Switched-Capacitor Circuits
    Ruiz-Amaya, Jesus
    Delgado-Restituto, Manuel
    Rodriguez-Vazquez, Angel
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2009, 56 (06) : 1077 - 1087
  • [17] Two-stage OTA design based on settling-time constraints
    Giustolisi, Gianluca
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 469 - 472
  • [18] A highly linear open-loop full CMOS high-speed sample-and-hold stage
    Hadidi, K
    Sasaki, M
    Watanabe, T
    Muramatsu, D
    Matsumoto, T
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2000, E83A (02): : 261 - 266
  • [19] Highly linear open-loop full CMOS high-speed sample-and-hold stage
    Hadidi, Khayrollah
    Sasaki, Masahiro
    Watanabe, Tadatoshi
    Muramatsu, Daigo
    Matsumoto, Takashi
    IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, 2000, E83-A (02) : 261 - 266
  • [20] Two-Stage Beamforming Design for High-Speed Train mmWave Communications
    Huang, Jingjia
    Qi, Chenhao
    Dobre, Octavia A.
    IEEE CONFERENCE ON GLOBAL COMMUNICATIONS, GLOBECOM, 2023, : 6621 - 6626
1234