Design guidelines for high-speed two-stage CMOS operational amplifiers

被引：0
|
作者：
Aminzadeh, Hamed [1 ]
Lotfi, Reza [1 ]
机构：
[1] Ferdowsi Univ Mashhad, Dept Elect Engn, Integrated Syst Lab, Mashhad, Iran
来源：
ARABIAN JOURNAL FOR SCIENCE AND ENGINEERING | 2007年 / 32卷 / 2C期
关键词：
analog design; frequency compensation; high-speed design; operational amplifiers; stability; two-stage cascode-compensated amplifiers;
D O I：
暂无
中图分类号：
O [数理科学和化学]; P [天文学、地球科学]; Q [生物科学]; N [自然科学总论];
学科分类号：
07 ; 0710 ; 09 ;
摘要：
This paper presents a well-defined procedure for the design of high-speed two-stage CMOS operational amplifiers. Cascode-compensated amplifiers with good trade-offs between speed, power and stability that make them suitable for high-speed applications are discussed. The structures are analyzed to obtain the required circuit-level parameters according to particular bandwidth and stability. A new technique to take into account the effect of transfer function zeros, which are traditionally neglected, is proposed. The effect of new capacitor sizing rules to split the compensation capacitance and increase the amplifier's speed has also been considered. Based on these novelties, a new methodology for the design of highspeed operational amplifiers is proposed.
引用
收藏
页码：75 / 87
页数：13
相关论文
共 50 条
  • [1] An accurate design approach for two-stage CMOS operational amplifiers
    Guo, Yushun
    [J]. 2016 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2016, : 563 - 566
  • [2] Design Procedure for Two-Stage CMOS Transconductance Operational Amplifiers: A Tutorial
    G. Palmisano
    G. Palumbo
    S. Pennisi
    [J]. Analog Integrated Circuits and Signal Processing, 2001, 27 (3) : 179 - 189
  • [3] Design procedure for two-stage CMOS transconductance operational amplifiers: A tutorial
    Palmisano, G
    Palumbo, G
    Pennisi, S
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2001, 27 (03) : 179 - 189
  • [4] Design guidelines for two-stage cascode-compensated operational amplifiers
    Aminzadeh, Hamed
    Lotfi, Reza
    Rahimian, Somayyeh
    [J]. 2006 13TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2006, : 264 - +
  • [5] Design procedure for two-stage CMOS operational amplifiers employing current buffer
    Mahattanakul, J
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2005, 52 (11) : 766 - 770
  • [6] An offset cancellation technique for two-stage CMOS operational amplifiers
    Lu, Chih-Wen
    [J]. 2007 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2007, : 154 - +
  • [7] Hybrid cascode compensation for two-stage cmos operational amplifiers
    Yavari, M
    Shoaei, O
    Svelto, F
    [J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 1565 - 1568
  • [8] Fast-settling CMOS two-stage operational transconductance amplifiers and their systematic design
    Yao, LB
    Steyaert, M
    Sansen, W
    [J]. 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, PROCEEDINGS, 2002, : 839 - 842
  • [9] Design of high-speed two-stage cascode-compensated operational amplifiers based on settling time and open-loop parameters
    Aminzadeh, Hamed
    Danaie, Mohammad
    Lotfi, Reza
    [J]. INTEGRATION-THE VLSI JOURNAL, 2008, 41 (02) : 183 - 192
  • [10] A new compensation technique for two-stage CMOS operational transconductance amplifiers
    Yavari, M
    Zare-Hoseini, H
    Farazian, M
    Shoaei, O
    [J]. ICECS 2003: PROCEEDINGS OF THE 2003 10TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2003, : 539 - 542
12345