共 50 条
- [1] A new compensation technique for two-stage CMOS operational transconductance amplifiers [J]. ICECS 2003: PROCEEDINGS OF THE 2003 10TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2003, : 539 - 542
- [2] A novel frequency compensation technique for two-stage CMOS operational amplifiers [J]. ICECS 2003: PROCEEDINGS OF THE 2003 10TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2003, : 256 - 259
- [3] Enhanced Voltage Buffer Compensation Technique for Two-Stage CMOS Operational Amplifiers [J]. 23RD IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS CIRCUITS AND SYSTEMS (ICECS 2016), 2016, : 121 - 124
- [4] OFFSET CANCELLATION IN BANDGAP REFERENCES WITH CMOS OPERATIONAL AMPLIFIERS [J]. 2011 INTERNATIONAL SEMICONDUCTOR CONFERENCE (CAS 2011), 34TH EDITION, VOLS 1 AND 2, 2011, : 421 - 424
- [5] Input Offset Cancellation Trimming Technique for Operational Amplifiers [J]. 2013 SAUDI INTERNATIONAL ELECTRONICS, COMMUNICATIONS AND PHOTONICS CONFERENCE (SIECPC), 2013,
- [6] An accurate design approach for two-stage CMOS operational amplifiers [J]. 2016 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2016, : 563 - 566
- [7] Hybrid cascode compensation for two-stage cmos operational amplifiers [J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 1565 - 1568