Design guidelines for high-speed two-stage CMOS operational amplifiers

被引：0

作者：

Aminzadeh, Hamed ^{[1
]}

Lotfi, Reza ^{[1
]}

机构：

[1] Ferdowsi Univ Mashhad, Dept Elect Engn, Integrated Syst Lab, Mashhad, Iran

来源：

ARABIAN JOURNAL FOR SCIENCE AND ENGINEERING | 2007年 / 32卷 / 2C期

关键词：

analog design; frequency compensation; high-speed design; operational amplifiers; stability; two-stage cascode-compensated amplifiers;

D O I：

暂无

中图分类号：

O [数理科学和化学]; P [天文学、地球科学]; Q [生物科学]; N [自然科学总论];

学科分类号：

07 ; 0710 ; 09 ;

摘要：

This paper presents a well-defined procedure for the design of high-speed two-stage CMOS operational amplifiers. Cascode-compensated amplifiers with good trade-offs between speed, power and stability that make them suitable for high-speed applications are discussed. The structures are analyzed to obtain the required circuit-level parameters according to particular bandwidth and stability. A new technique to take into account the effect of transfer function zeros, which are traditionally neglected, is proposed. The effect of new capacitor sizing rules to split the compensation capacitance and increase the amplifier's speed has also been considered. Based on these novelties, a new methodology for the design of highspeed operational amplifiers is proposed.

引用

页码：75 / 87

页数：13

共 50 条

[21] High-speed voltage buffers for the experimental characterization of CMOS transconductance operational amplifiers
Di Cataldo, G
Palmisano, G
Palumbo, G
Pennisi, S
[J]. IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 1999, 48 (01) : 31 - 33
[22] Effects of resistive loading on unity gain frequency of two-stage CMOS operational amplifiers
Dasgupta, U
Xu, YP
[J]. PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING, 2003, : 361 - 364
[23] gm/ID-based Frequency Compensation of CMOS Two-stage Operational Amplifiers
Aueamnuay, Chaiyanut
Kayyil, Ajmal Vadakkan
Thota, Narayana Bhagirath
Venkatachala, Praveen Kumar
Allstot, David J.
[J]. 2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
[24] PROTOTYPE DESIGN OF A TWO-STAGE HIGH-SPEED MOTOR DRIVEN AIR COMPRESSOR
Backman, Jari L. H.
Turunen-Saaresti, Teemu
Saari, Juha
[J]. PROCEEDINGS OF THE ASME TURBO EXPO 2008, VOL 1, 2008, : 807 - 816
[25] BiCMOS vs. CMOS operational amplifiers for high-speed pipelined A/D converters
Azzolini, Cristiano
Boni, Andrea
[J]. 2006 13TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2006, : 1073 - 1076
[26] Exact design for the settling time of two-stage Miller compensated operational amplifiers
Lv, Gaochong
Guo, Yushun
[J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2022, 110 (01) : 151 - 163
[27] MOSFET-ONLY TWO-STAGE OPERATIONAL AMPLIFIERS WITH MILLER COMPENSATION: DESIGN AND FABRICATION IN NANO-SCALE CMOS
Aminzadeh, Hamed
[J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2013, 22 (08)
[28] Exact design for the settling time of two-stage Miller compensated operational amplifiers
Gaochong Lv
Yushun Guo
[J]. Analog Integrated Circuits and Signal Processing, 2022, 110 : 151 - 163
[29] Clock feedthrough reduction of CMOS autozeroed operational amplifiers by two-stage self-compensation
Takao, H
Ina, FM
Sawada, K
Ishida, M
[J]. IEICE TRANSACTIONS ON ELECTRONICS, 2002, E85C (07) : 1499 - 1505
[30] Bandwidth Optimization of CMOS Two-Stage Operational Amplifiers Under Power Consumption and Area Constraints
Zurla, Riccardo
Cabrini, Alessandro
Torei, Guido
[J]. 23RD IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS CIRCUITS AND SYSTEMS (ICECS 2016), 2016, : 732 - 735

← 1 2 3 4 5 →