BiCMOS vs. CMOS operational amplifiers for high-speed pipelined A/D converters

被引：0

作者：

Azzolini, Cristiano ^{[1
]}

Boni, Andrea ^{[1
]}

机构：

[1] Univ Parma, Dept Informat Technol, I-43100 Parma, Italy

来源：

2006 13TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3 | 2006年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a comparison between BiCMOS and CMOS op-amps to be employed in pipelined analog-to-digital converters. Single and two-stage architectures were considered; in addition, a couple of op-amps exploiting bipolar devices in the input stage are proposed. The amplifiers were designed for the first stage of a 12-b high-speed converter; op-amps are constrained by a fixed power budget and are compared in terms of the error due to their finite DC-gain and incomplete settling.

引用

页码：1073 / 1076

页数：4

共 50 条

[1] HIGH-SPEED PIPELINED CMOS ENCODER FOR FLASH A/D CONVERTERS
YUAN, J
SVENSSON, C
CHEN, K
[J]. 1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 2088 - 2091
[2] A 1.5 v high-speed class AB operational amplifier for high-resolution high-speed pipelined A/D converters
Mehrmanesh, S
Aslanzadeh, HA
Vahidfar, MB
Atarodi, M
[J]. PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING, 2003, : 273 - 276
[3] High-speed operational amplifiers
[J]. 2001, IML Group plc (22):
[4] BICMOS CIRCUITS FOR HIGH-SPEED CURRENT-MODE D/A CONVERTERS
ROMANCZYK, RJ
LEUNG, BH
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (08) : 923 - 934
[5] High-speed voltage buffers for the experimental characterization of CMOS transconductance operational amplifiers
Di Cataldo, G
Palmisano, G
Palumbo, G
Pennisi, S
[J]. IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 1999, 48 (01) : 31 - 33
[6] Design guidelines for high-speed two-stage CMOS operational amplifiers
Aminzadeh, Hamed
Lotfi, Reza
[J]. ARABIAN JOURNAL FOR SCIENCE AND ENGINEERING, 2007, 32 (2C) : 75 - 87
[7] Power and scaling rules of CMOS high-speed A/D converters
Venes, AGW
van de Plassche, RJ
[J]. ANALOG CIRCUIT DESIGN: RF ANALOG-TO-DIGITAL CONVERTERS; SENSOR AND ACTUATOR INTERFACES; LOW-NOISE OSCILLATORS, PLLS AND SYNTHESIZERS, 1997, : 25 - 47
[8] A power estimation model for high-speed CMOS A/D converters
Lauwers, E
Gielen, G
[J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, 1999, : 401 - 405
[9] Power consumption issues in high-speed high-resolution pipelined A/D converters
Lotfi, R
Taherzadeh-Sani, M
Shoaei, O
[J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 4618 - 4621
[10] Comparative Study of Two CMOS Operational Amplifiers for High Performance Pipelined ADC
Dendouga, Abdelghani
Oussalah, Slimane
[J]. 2015 10TH IEEE INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA (DTIS), 2015,

← 1 2 3 4 5 →