共 50 条
- [3] Exact design for the settling time of two-stage Miller compensated operational amplifiers [J]. Analog Integrated Circuits and Signal Processing, 2022, 110 : 151 - 163
- [4] Fast-settling CMOS two-stage operational transconductance amplifiers and their systematic design [J]. 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, PROCEEDINGS, 2002, : 839 - 842
- [5] Two-stage OTA design based on settling-time constraints [J]. 2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 469 - 472
- [7] Design of cascode-compensated opamps based on settling time and open-loop parameters [J]. 24TH NORCHIP CONFERENCE, PROCEEDINGS, 2006, : 111 - +
- [8] Design of two-stage Miller-compensated amplifiers based on an optimized settling model [J]. 20TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: TECHNOLOGY CHALLENGES IN THE NANOELECTRONICS ERA, 2007, : 171 - +
- [9] An accurate design approach for two-stage CMOS operational amplifiers [J]. 2016 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2016, : 563 - 566
- [10] Design of Two-Stage MOSFET-Only Operational Amplifiers [J]. 2008 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2008, : 35 - 38