共 50 条
- [2] An accurate design approach for two-stage CMOS operational amplifiers [J]. 2016 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2016, : 563 - 566
- [4] Design guidelines for two-stage cascode-compensated operational amplifiers [J]. 2006 13TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2006, : 264 - +
- [9] Exact design for the settling time of two-stage Miller compensated operational amplifiers [J]. Analog Integrated Circuits and Signal Processing, 2022, 110 : 151 - 163