Fault characterizations and design-for-testability technique for detecting IDDQ faults in CMOS/BiCMOS circuits

被引：0
|
作者：
Raahemifar, K [1 ]
Ahmadi, M [1 ]
机构：
[1] Ryerson Polytech Univ, Dept Elect & Comp Engn, Toronto, ON M5B 2K3, Canada
来源：
CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING 2001, VOLS I AND II, CONFERENCE PROCEEDINGS | 2001年
关键词：
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
This paper provides the results of a simulation-based fault characterization study of CMOS/BiCMOS logic families. We show that most of the shorts cause I-D DQ faults, while open defects result in delay or stuck-open faults. We propose a design-for-testability technique for detecting short and bridging faults in CMOS/BiCMOS logic circuits. The impact of this circuit modification on the behavior of the circuit in normal mode is investigated.
引用
收藏
页码：1091 / 1098
页数：4
相关论文
共 50 条
  • [41] Design-for-testability for improved path delay fault coverage of critical paths
    Pomeranz, Irith
    Reddy, Sudhakar M.
    21ST INTERNATIONAL CONFERENCE ON VLSI DESIGN: HELD JOINTLY WITH THE 7TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, PROCEEDINGS, 2008, : 175 - +
  • [42] Enabling testability of fault-tolerant circuits by means of IDDQ-checkable voters
    Bogliolo, A
    Favalli, M
    Damiani, M
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2000, 8 (04) : 415 - 419
  • [43] FAULT SIMULATION OF UNCONVENTIONAL FAULTS IN CMOS CIRCUITS
    FAVALLI, M
    OLIVO, P
    DAMIANI, M
    RICCO, B
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1991, 10 (05) : 677 - 682
  • [44] CMOS DESIGN TECHNIQUE TO ELIMINATE THE STUCK-OPEN FAULT PROBLEM OF TESTABILITY
    MURRAY, AF
    ELECTRONICS LETTERS, 1984, 20 (19) : 758 - 759
  • [45] Analogue Integrated Circuits Design-for-Testability Flow Oriented onto OBIST Strategy
    Mosin, Sergey
    INFORMATION TECHNOLOGY AND CONTROL, 2018, 47 (03): : 521 - 531
  • [46] Test and Design-for-Testability Solutions for Monolithic 3D Integrated Circuits
    Koneru, Abhishek
    Chakrabarty, Krishnendu
    GLSVLSI '19 - PROCEEDINGS OF THE 2019 ON GREAT LAKES SYMPOSIUM ON VLSI, 2019, : 457 - 462
  • [47] An Approach to Design-for-Testability Automation of Analogue Integrated Circuits Using OBIST Strategy
    Mosin, Sergey
    2016 5TH MEDITERRANEAN CONFERENCE ON EMBEDDED COMPUTING (MECO), 2016, : 211 - 214
  • [48] Low overhead design-for-testability for scan-based delay fault testing
    Yang Decai
    Chen Guangiu
    Xie Yongle
    JOURNAL OF SYSTEMS ENGINEERING AND ELECTRONICS, 2007, 18 (01) : 40 - 44
  • [49] Detecting Intermittent Resistive Faults in Digital CMOS Circuits
    Ebrahimi, Hassan
    Rohani, Alireza
    Kerkhoff, Hans G.
    2016 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), 2016, : 87 - 90
  • [50] A Defects Classification Algorithm for the Hybrid OBT-IDDQ Fault Diagnosis Technique in Analog CMOS Integrated Circuits
    Mirkovic, Dejan D.
    Stanojlovic Mirkovic, Milena J.
    Milic, Miljana L. J.
    Petrovic, Vladimir Z.
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2024, 33 (09)
12345