Analogue Integrated Circuits Design-for-Testability Flow Oriented onto OBIST Strategy

被引:1
|
作者
Mosin, Sergey [1 ]
机构
[1] Kazan Fed Univ, Inst Computat Math & Informat Technol, Kremlyovskaya Str 18, Kazan 420008, Russia
来源
INFORMATION TECHNOLOGY AND CONTROL | 2018年 / 47卷 / 03期
关键词
Oscillation-BIST; Analogue circuits; Design automation; Design-for-testability flow; Reconfiguration circuitry; OSCILLATION-BASED TEST; BUILT-IN HARDWARE; FILTERS;
D O I
10.5755/j01.itc.47.3.19753
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Oscillation Built-In Self-Test (OBIST) strategy allows to avoid the using complex, expensive generators of input test signals during testing, and uses the oscillation frequency generated at the output of the circuit after reconfiguring into oscillator as a controlled parameter. There configuration subcircuit forms an oscillator from the original circuit in the test mode and requires an additional but insignificant area of the chip, especially against the background of stable increasing the scale of integration for the state-of-the-art integrated technologies. Selection of the efficient type of reconfiguration the original circuit into oscillator and implementation of corresponding test circuitry are the most important tasks, which, as rule, are solved nowadays based on experience of designers without automation and therefore restrict to wide use of the OBIST concept. The paper is mainly focused on the task of design-for-testability (DFT) automation with emphasis on the OBIST strategy for analog integrated circuits (IC). The design procedures according to DFT flow are proposed. Three possible structural solutions for reconfiguration of original circuit into an oscillator are considered. The necessary conditions for stability analysis of reconfigured circuit are presented. The stage of a numerical estimating the transient time before the steady-state operation after reconfiguration of original circuit into an oscillator ensuring definition of the start time point for correct calculating the oscillation frequency is proposed. The set of rules for each structural solution for reconfiguration is prepared as the formal procedures, which can support the automation during the DFT flow. The efficiency of the proposed DFT flow is demonstrated for analog circuits, for which the reconfiguration subcircuits were obtained in an automated way during design-for-testability, as well as the fault simulation has been performed. The experimental results for all cases showed the adequacy of oscillation frequency for revealing both catastrophic and parametric faults. Fault coverage for considered set of faults has consisted up to 100 %.
引用
收藏
页码:521 / 531
页数:11
相关论文
共 50 条
  • [1] An Approach to Design-for-Testability Automation of Analogue Integrated Circuits Using OBIST Strategy
    Mosin, Sergey
    2016 5TH MEDITERRANEAN CONFERENCE ON EMBEDDED COMPUTING (MECO), 2016, : 211 - 214
  • [2] DESIGN-FOR-TESTABILITY AUTOMATION OF MIXED-SIGNAL INTEGRATED CIRCUITS
    Mosin, Sergey
    2013 IEEE 26TH INTERNATIONAL SOC CONFERENCE (SOCC), 2013, : 244 - 249
  • [3] Testing and Design-for-Testability Solutions for 3D Integrated Circuits
    Chakrabarty, Krishnendu
    2011 IEEE 14TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS (DDECS), 2011, : 5 - 5
  • [4] Design-for-Testability Techniques for Arithmetic Circuits
    Ye, Bo-Yuan
    Yeh, Po-Yu
    Kuo, Sy-Yen
    Chen, Ing-Yi
    IEEE CIRCUITS AND SYSTEMS INTERNATIONAL CONFERENCE ON TESTING AND DIAGNOSIS, 2009, : 513 - 516
  • [5] Methodology to Design-For-Testability Automation for Mixed-Signal Integrated Circuits
    Mosin, Sergey
    PROCEEDINGS OF IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS 2013), 2013,
  • [6] Test and design-for-testability solutions for 3D integrated circuits
    Chakrabarty, Krishnendu
    Agrawal, Mukesh
    Deutsch, Sergej
    Noia, Brandon
    Wang, Ran
    Ye, Fangming
    IPSJ Transactions on System LSI Design Methodology, 2014, 7 : 56 - 73
  • [7] Testing and Design-for-Testability Techniques for 3D Integrated Circuits
    Noia, Brandon
    Chakrabarty, Krishnendu
    2011 20TH ASIAN TEST SYMPOSIUM (ATS), 2011, : 474 - 479
  • [8] Delay Design-for-Testability for Functional RTL Circuits
    Shaheen, Ateeq-Ur-Rehman
    Hussin, Fawnizu Azmadi
    Hamid, Nor Hisham
    2015 7th International Conference on Information Technology and Electrical Engineering (ICITEE), 2015, : 494 - 499
  • [9] Design-for-testability for switched-current circuits
    Renovell, M
    Azais, F
    Bodin, JC
    Bertrand, Y
    16TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1998, : 370 - 375
  • [10] Test and Design-for-Testability Solutions for Monolithic 3D Integrated Circuits
    Koneru, Abhishek
    Chakrabarty, Krishnendu
    GLSVLSI '19 - PROCEEDINGS OF THE 2019 ON GREAT LAKES SYMPOSIUM ON VLSI, 2019, : 457 - 462