共 50 条
- [1] Design-for-Testability Techniques for Arithmetic Circuits [J]. IEEE CIRCUITS AND SYSTEMS INTERNATIONAL CONFERENCE ON TESTING AND DIAGNOSIS, 2009, : 513 - 516
- [2] Delay Design-for-Testability for Functional RTL Circuits [J]. 2015 7th International Conference on Information Technology and Electrical Engineering (ICITEE), 2015, : 494 - 499
- [3] BISTing switched-current circuits [J]. SEVENTH ASIAN TEST SYMPOSIUM (ATS'98), PROCEEDINGS, 1998, : 372 - 377
- [4] Design-for-testability of the FLOVA [J]. PROCEEDINGS OF THE SECOND IEEE ASIA PACIFIC CONFERENCE ON ASICS, 2000, : 319 - 322
- [5] Distortion analysis of switched-current circuits [J]. ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : 29 - 32
- [7] A Tool Set for Teaching Design-for-Testability of Digital Circuits [J]. 2016 11TH EUROPEAN WORKSHOP ON MICROELECTRONICS EDUCATION (EWME), 2016,
- [8] A comparative analysis of switched-current circuits [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1996, 43 (11): : 733 - 743
- [9] Noise analysis of switched-current circuits [J]. ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : 108 - 111
- [10] Noise Analysis of Switched-Current Circuits [J]. Analog Integrated Circuits and Signal Processing, 1999, 18 : 69 - 77