Design-for-testability for switched-current circuits

被引：2

作者：

Renovell, M ^{[1
]}

Azais, F ^{[1
]}

Bodin, JC ^{[1
]}

Bertrand, Y ^{[1
]}

机构：

[1] Lab Informat Robot & Microelect Montpellier, F-34392 Montpellier 5, France

来源：

16TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS | 1998年

关键词：

D O I：

10.1109/VTEST.1998.670892

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper a DFT technique is proposed that provides the full controllability a,ld observability of each memory cell of a switched-current circuit. The technique is proven to be applicable to any kind of SI circuits, very easy to automate and without any impact on the circuit performances. Indeed, the hardware configuration of the circuit is presented and only the timing configuration is managed to convert the circuit into a fully testable structure in rest mode.

引用

页码：370 / 375

页数：6

共 50 条

[1] Design-for-Testability Techniques for Arithmetic Circuits
Ye, Bo-Yuan
Yeh, Po-Yu
Kuo, Sy-Yen
Chen, Ing-Yi
IEEE CIRCUITS AND SYSTEMS INTERNATIONAL CONFERENCE ON TESTING AND DIAGNOSIS, 2009, : 513 - 516
[2] Delay Design-for-Testability for Functional RTL Circuits
Shaheen, Ateeq-Ur-Rehman
Hussin, Fawnizu Azmadi
Hamid, Nor Hisham
2015 7th International Conference on Information Technology and Electrical Engineering (ICITEE), 2015, : 494 - 499
[3] BISTing switched-current circuits
Renovell, M
Azaïs, F
Bodin, JC
Bertrand, Y
SEVENTH ASIAN TEST SYMPOSIUM (ATS'98), PROCEEDINGS, 1998, : 372 - 377
[4] Design of nonlinear analogue circuits using switched-current technique
Zeng, X.
Tang, P.S.
Tse, C.K.
Chinese Journal of Electronics, 1999, 8 (02): : 144 - 151
[5] Design-for-testability of the FLOVA
Youn, D
Song, O
Chang, H
PROCEEDINGS OF THE SECOND IEEE ASIA PACIFIC CONFERENCE ON ASICS, 2000, : 319 - 322
[6] Distortion analysis of switched-current circuits
Helfenstein, M
Moschytz, GS
ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : 29 - 32
[7] Noise analysis of switched-current circuits
Jorgensen, IHH
Bogason, G
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1999, 18 (01) : 69 - 77
[8] A Tool Set for Teaching Design-for-Testability of Digital Circuits
Kostin, S.
Orasson, E.
Ubar, R.
2016 11TH EUROPEAN WORKSHOP ON MICROELECTRONICS EDUCATION (EWME), 2016,
[9] Noise analysis of switched-current circuits
Jorgensen, IHH
Bogason, G
ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : 108 - 111
[10] A comparative analysis of switched-current circuits
Nairn, DG
Biman, A
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1996, 43 (11): : 733 - 743

← 1 2 3 4 5 →