Design-for-testability for switched-current circuits

被引：2

作者：

Renovell, M ^{[1
]}

Azais, F ^{[1
]}

Bodin, JC ^{[1
]}

Bertrand, Y ^{[1
]}

机构：

[1] Lab Informat Robot & Microelect Montpellier, F-34392 Montpellier 5, France

来源：

16TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS | 1998年

关键词：

D O I：

10.1109/VTEST.1998.670892

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper a DFT technique is proposed that provides the full controllability a,ld observability of each memory cell of a switched-current circuit. The technique is proven to be applicable to any kind of SI circuits, very easy to automate and without any impact on the circuit performances. Indeed, the hardware configuration of the circuit is presented and only the timing configuration is managed to convert the circuit into a fully testable structure in rest mode.

引用

页码：370 / 375

页数：6

共 50 条

[41] Automated design of switched-current filters
Hughes, JB
Moulding, KW
Richardson, J
Bennett, J
RedmanWhite, W
Bracey, M
Soin, RS
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (07) : 898 - 907
[42] New switched-current circuits for nonlinear signal processing
Zeng, X
Tang, PS
Tse, CK
[J]. ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : A359 - A362
[43] A Theoretical Study of Error Mechanisms in Switched-Current Circuits
Abbes, Karim
Masmoudi, Mohamed
[J]. 2009 3RD INTERNATIONAL CONFERENCE ON SIGNALS, CIRCUITS AND SYSTEMS (SCS 2009), 2009, : 214 - 217
[44] SWITCHED-CURRENT CMOS TERNARY LOGIC-CIRCUITS
SHOUSHA, AHM
[J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 1995, 79 (05) : 617 - 625
[45] Towards Design-for-Testability for Digital Microfluidics
Xu, Tao
Chakrabarty, Krishnendu
[J]. DTIP 2009: SYMPOSIUM ON DESIGN, TEST, INTEGRATION AND PACKAGING OF MEMS/MOEMS, 2009, : 329 - 333
[46] Analogue Integrated Circuits Design-for-Testability Flow Oriented onto OBIST Strategy
Mosin, Sergey
[J]. INFORMATION TECHNOLOGY AND CONTROL, 2018, 47 (03): : 521 - 531
[47] Test and Design-for-Testability Solutions for Monolithic 3D Integrated Circuits
Koneru, Abhishek
Chakrabarty, Krishnendu
[J]. GLSVLSI '19 - PROCEEDINGS OF THE 2019 ON GREAT LAKES SYMPOSIUM ON VLSI, 2019, : 457 - 462
[48] An Approach to Design-for-Testability Automation of Analogue Integrated Circuits Using OBIST Strategy
Mosin, Sergey
[J]. 2016 5TH MEDITERRANEAN CONFERENCE ON EMBEDDED COMPUTING (MECO), 2016, : 211 - 214
[49] A novel offset current cancellation technique for switched-current circuits and systems
Chen, KD
Kuo, TH
Lee, SY
[J]. ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 1, 1996, : 417 - 420
[50] Wavelet Neural Network Approach for Testing of Switched-Current Circuits
Guo Jierong
He Yigang
Liu Meirong
[J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2011, 27 (05): : 611 - 625

← 1 2 3 4 5 →