High-K materials and metal gates for CMOS applications

被引:566
|
作者
Robertson, John [1 ]
Wallace, Robert M. [2 ]
机构
[1] Univ Cambridge, Dept Engn, Cambridge CB2 1PZ, England
[2] Univ Texas Dallas, Richardson, TX 75080 USA
基金
英国工程与自然科学研究理事会;
关键词
High K oxide; Gate oxide; HfO2; Field effect transistor; CMOS; ATOMIC LAYER DEPOSITION; EFFECTIVE WORK FUNCTION; SCHOTTKY-BARRIER HEIGHTS; FIELD-EFFECT TRANSISTORS; EFFECTIVE ELECTRON-MOBILITY; HIGH-TEMPERATURE STABILITY; GERMANIUM MOS DIELECTRICS; CHEMICAL-VAPOR-DEPOSITION; P(+) POLYCRYSTALLINE-SI; SILICATE THIN-FILMS;
D O I
10.1016/j.mser.2014.11.001
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
The scaling of complementary metal oxide semiconductor (CMOS) transistors has led to the silicon dioxide layer used as a gate dielectric becoming so thin that the gate leakage current becomes too large. This led to the replacement of SiO2 by a physically thicker layer of a higher dielectric constant or 'high-K' oxide such as hafnium oxide. Intensive research was carried out to develop these oxides into high quality electronic materials. In addition, the incorporation of Ge in the CMOS transistor structure has been employed to enable higher carrier mobility and performance. This review covers both scientific and technological issues related to the high-K gate stack - the choice of oxides, their deposition, their structural and metallurgical behaviour, atomic diffusion, interface structure, their electronic structure, band offsets, electronic defects, charge trapping and conduction mechanisms, reliability, mobility degradation and oxygen scavenging to achieve the thinnest oxide thicknesses. The high K oxides were implemented in conjunction with a replacement of polycrystalline Si gate electrodes with metal gates. The strong metallurgical interactions between the gate electrodes and the HfO2 which resulted an unstable gate threshold voltage resulted in the use of the lower temperature 'gate last' process flow, in addition to the standard 'gate first' approach. Work function control by metal gate electrodes and by oxide dipole layers is discussed. The problems associated with high K oxides on Ge channels are also discussed. (C) 2014 Elsevier B.V. All rights reserved.
引用
收藏
页码:1 / 41
页数:41
相关论文
共 50 条
  • [41] Reliability of Metal Gate / High-k devices and its impact on CMOS technology scaling
    Andreas Kerber
    MRS Advances, 2017, 2 (52) : 2973 - 2982
  • [42] Gate-first high-k/metal gate stack for advanced CMOS technology
    Nara, Y.
    Mise, N.
    Kadoshima, M.
    Morooka, T.
    Kamiyama, S.
    Matsuki, T.
    Sato, M.
    Ono, T.
    Aoyama, T.
    Eimori, T.
    Ohji, Y.
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 1241 - 1243
  • [43] TDDB failure distribution of metal gate/high-k CMOS devices on SOI substrates
    Kerber, A.
    Cartier, E.
    Linder, B. P.
    Krishnan, S. A.
    Nigam, T.
    2009 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, VOLS 1 AND 2, 2009, : 505 - +
  • [44] Integration of dual metal gate CMOS on high-k dielectrics utilizing a metal wet etch process
    Zhang, ZB
    Song, SC
    Huffman, C
    Hussain, MM
    Barnett, J
    Moumen, N
    Alshareef, HN
    Majhi, P
    Sim, JH
    Bae, SH
    Lee, BH
    ELECTROCHEMICAL AND SOLID STATE LETTERS, 2005, 8 (10) : G271 - G274
  • [45] Germanium Nanostructures in High-K Materials
    Seidel, P.
    Geyer, M.
    Lehninger, D.
    Schneider, F.
    Klemm, V.
    Heitmann, J.
    GRAPHENE, GE/III-V, AND EMERGING MATERIALS FOR POST CMOS APPLICATIONS 5, 2013, 53 (01): : 237 - 243
  • [46] Studies of mist deposited high-k dielectrics for MOS gates
    Lee, DO
    Roman, P
    Wu, CT
    Mahoney, W
    Horn, M
    Mumbauer, P
    Brubaker, M
    Grant, R
    Ruzyllo, J
    MICROELECTRONIC ENGINEERING, 2001, 59 (1-4) : 405 - 408
  • [47] 45nm high-k/metal-gate CMOS technology for GPU/NPU applications with highest PFET performance
    Huang, H. T.
    Liu, Y. C.
    Hou, Y. T.
    Chen, R. C-J
    Lee, C. H.
    Chao, Y. S.
    Hsu, P. F.
    Chen, C. L.
    Guo, W. H.
    Yang, W. C.
    Perng, T. H.
    Shen, J. J.
    Yasuda, Y.
    Goto, K.
    Chen, C. C.
    Huang, K. T.
    Chuang, H.
    Diaz, C. H.
    Liang, M. S.
    2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, : 285 - 288
  • [48] Novel metal gates for high κ applications
    Chang, Mei
    Chen, Michael S.
    David, Anais
    Gandikota, Srinivas
    Ganguli, Seshadri
    Hayden, Brian E.
    Hung, Steven
    Lu, Xinliang
    Mormiche, Claire
    Noori, Atif
    Smith, Duncan C. A.
    Vian, Chris J. B.
    JOURNAL OF APPLIED PHYSICS, 2013, 113 (03)
  • [49] High-k gate dielectrics for scaled CMOS technology
    Ma, TP
    SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS, 2001, : 297 - 302
  • [50] A Manufacturable Dual Channel (Si and SiGe) High-K Metal Gate CMOS Technology with Multiple Oxides for High Performance and Low Power Applications
    Krishnan, S.
    Kwon, U.
    Moumen, N.
    Stoker, M. W.
    Harley, E. C. T.
    Bedell, S.
    Nair, D.
    Greene, B.
    Henson, W.
    Chowdhury, M.
    Prakash, D. P.
    Wu, E.
    Ioannou, D.
    Cartier, E.
    Na, M. -H.
    Inumiya, S.
    Mcstay, K.
    Edge, L.
    Iijima, R.
    Cai, J.
    Frank, M.
    Hargrove, M.
    Guo, D.
    Kerber, A.
    Jagannathan, H.
    Ando, T.
    Shepard, J.
    Siddiqui, S.
    Dai, M.
    Bu, H.
    Schaeffer, J.
    Jaeger, D.
    Barla, K.
    Wallner, T.
    Uchimura, S.
    Lee, Y.
    Karve, G.
    Zafar, S.
    Schepis, D.
    Wang, Y.
    Donaton, R.
    Saroop, S.
    Montanini, P.
    Liang, Y.
    Stathis, J.
    Carter, R.
    Pal, R.
    Paruchuri, V.
    Yamasaki, H.
    Lee, J-H.
    2011 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2011,