High-K materials and metal gates for CMOS applications

被引:566
|
作者
Robertson, John [1 ]
Wallace, Robert M. [2 ]
机构
[1] Univ Cambridge, Dept Engn, Cambridge CB2 1PZ, England
[2] Univ Texas Dallas, Richardson, TX 75080 USA
基金
英国工程与自然科学研究理事会;
关键词
High K oxide; Gate oxide; HfO2; Field effect transistor; CMOS; ATOMIC LAYER DEPOSITION; EFFECTIVE WORK FUNCTION; SCHOTTKY-BARRIER HEIGHTS; FIELD-EFFECT TRANSISTORS; EFFECTIVE ELECTRON-MOBILITY; HIGH-TEMPERATURE STABILITY; GERMANIUM MOS DIELECTRICS; CHEMICAL-VAPOR-DEPOSITION; P(+) POLYCRYSTALLINE-SI; SILICATE THIN-FILMS;
D O I
10.1016/j.mser.2014.11.001
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
The scaling of complementary metal oxide semiconductor (CMOS) transistors has led to the silicon dioxide layer used as a gate dielectric becoming so thin that the gate leakage current becomes too large. This led to the replacement of SiO2 by a physically thicker layer of a higher dielectric constant or 'high-K' oxide such as hafnium oxide. Intensive research was carried out to develop these oxides into high quality electronic materials. In addition, the incorporation of Ge in the CMOS transistor structure has been employed to enable higher carrier mobility and performance. This review covers both scientific and technological issues related to the high-K gate stack - the choice of oxides, their deposition, their structural and metallurgical behaviour, atomic diffusion, interface structure, their electronic structure, band offsets, electronic defects, charge trapping and conduction mechanisms, reliability, mobility degradation and oxygen scavenging to achieve the thinnest oxide thicknesses. The high K oxides were implemented in conjunction with a replacement of polycrystalline Si gate electrodes with metal gates. The strong metallurgical interactions between the gate electrodes and the HfO2 which resulted an unstable gate threshold voltage resulted in the use of the lower temperature 'gate last' process flow, in addition to the standard 'gate first' approach. Work function control by metal gate electrodes and by oxide dipole layers is discussed. The problems associated with high K oxides on Ge channels are also discussed. (C) 2014 Elsevier B.V. All rights reserved.
引用
收藏
页码:1 / 41
页数:41
相关论文
共 50 条
  • [31] 28nm Metal-gate High-K CMOS SoC Technology for High-Performance Mobile Applications
    Yang, S. H.
    Sheu, J. Y.
    Ieong, M. K.
    Chiang, M. H.
    Yamamoto, T.
    Liaw, J. J.
    Chang, S. S.
    Lin, Y. M.
    Hsu, T. L.
    Hwang, J. R.
    Ting, J. K.
    Wu, C. H.
    Ting, K. C.
    Yang, F. C.
    Liu, C. M.
    Wu, I. L.
    Chen, Y. M.
    Chent, S. J.
    Chen, K. S.
    Cheng, J. Y.
    Tsai, M. H.
    Chang, W.
    Chen, R.
    Chen, C. C.
    Lee, T. L.
    Lin, C. K.
    Yang, S. C.
    Sheu, Y. M.
    Tzeng, J. T.
    Lu, L. C.
    Jang, S. M.
    Diaz, C. H.
    Mii, Y. J.
    2011 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2011,
  • [32] Silicide/high-k dielectric structures for nanotransistor gates
    Horin, I. A.
    Krivospitsky, A. D.
    Orlikovskya, A. A.
    Rogozhin, A. E.
    Vasiliev, A. G.
    MICRO- AND NANOELECTRONICS 2005, 2006, 6260
  • [33] Plasma etching for sub-45-nm TaN metal gates on high-k dielectrics
    Bliznetsov, Vladimir N.
    Bera, Lakshmi Kanta
    Soo, Haw Yun
    Balasubramanian, N.
    Kumar, Rakesh
    Lo, Guo-Qiang
    Yoo, Won Jong
    Tung, Chih Hung
    Linn, Linn
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2007, 20 (02) : 143 - 149
  • [34] Recent Advances in High-k Nanocomposite Materials for Embedded Capacitor Applications
    Lu, Jiongxin
    Wong, C. P.
    IEEE TRANSACTIONS ON DIELECTRICS AND ELECTRICAL INSULATION, 2008, 15 (05) : 1322 - 1328
  • [35] Experimental and theoretical analysis of factors causing asymmetrical temperature dependence of Vt in High-k Metal gate CMOS with capped High-k techniques
    Iijima, Ryosuke
    Takayanagi, Mariko
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2008, TECHNICAL DIGEST, 2008, : 581 - 584
  • [36] Bulk Planar 20nm High-K/Metal Gate CMOS Technology Platform for Low Power and High Performance Applications
    Cho, H. -J.
    Seo, K. -I.
    Jeong, W. C.
    Kim, Y. -H.
    Lim, Y. D.
    Jang, W. W.
    Hong, J. G.
    Suk, S. D.
    Li, M.
    Ryou, C.
    Rhee, H. S.
    Lee, J. G.
    Kang, H. S.
    Son, Y. S.
    Cheng, C. L.
    Hong, S. H.
    Yang, W. S.
    Nam, S. W.
    Ahn, J. H.
    Lee, D. H.
    Park, S.
    Sadaaki, M.
    Cha, D. H.
    Kim, D. W.
    Sim, S. P.
    Hyun, S.
    Koh, C. G.
    Lee, B. C.
    Lee, S. G.
    Kim, M. C.
    Bae, Y. K.
    Yoon, B.
    Kang, S. B.
    Hong, J. S.
    Choi, S.
    Sohn, D. K.
    Yoon, J. S.
    Chung, C.
    2011 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2011,
  • [37] Recent Findings In Electrical Behavior Of CMOS High-k Dielectric/Metal Gate Stacks
    Ghibaudo, G.
    Coignus, J.
    Charbonnier, M.
    Mitard, J.
    Leroux, C.
    Garros, X.
    Clerc, R.
    Reimbold, G.
    SILICON NITRIDE, SILICON DIOXIDE, AND EMERGING DIELECTRICS 11, 2011, 35 (04): : 773 - 804
  • [38] Intermodulation Linearity in High-k/Metal Gate 28 nm RF CMOS Transistors
    Li, Zhen
    Niu, Guofu
    Liang, Qingqing
    Imura, Kimihiko
    ELECTRONICS, 2015, 4 (03): : 614 - 622
  • [39] RF Power Potential of High-k Metal Gate 28 nm CMOS Technology
    Ouhachi, R.
    Pottrain, A.
    Ducatteau, D.
    Okada, E.
    Gaquiere, C.
    Gloria, D.
    2013 INTERNATIONAL SEMICONDUCTOR CONFERENCE (CAS), VOLS 1-2, 2013, : 181 - 184
  • [40] Influence of Oxide Interlayer by TiN Metal Gate in High-k First CMOS Devices
    He, Yonggen
    Chen, Yong
    Liu, Hailong
    He, Youfeng
    Wu, Jingang
    Zhang, David Wei
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2017, 6 (05) : P296 - P299