High-K materials and metal gates for CMOS applications

被引:566
|
作者
Robertson, John [1 ]
Wallace, Robert M. [2 ]
机构
[1] Univ Cambridge, Dept Engn, Cambridge CB2 1PZ, England
[2] Univ Texas Dallas, Richardson, TX 75080 USA
基金
英国工程与自然科学研究理事会;
关键词
High K oxide; Gate oxide; HfO2; Field effect transistor; CMOS; ATOMIC LAYER DEPOSITION; EFFECTIVE WORK FUNCTION; SCHOTTKY-BARRIER HEIGHTS; FIELD-EFFECT TRANSISTORS; EFFECTIVE ELECTRON-MOBILITY; HIGH-TEMPERATURE STABILITY; GERMANIUM MOS DIELECTRICS; CHEMICAL-VAPOR-DEPOSITION; P(+) POLYCRYSTALLINE-SI; SILICATE THIN-FILMS;
D O I
10.1016/j.mser.2014.11.001
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
The scaling of complementary metal oxide semiconductor (CMOS) transistors has led to the silicon dioxide layer used as a gate dielectric becoming so thin that the gate leakage current becomes too large. This led to the replacement of SiO2 by a physically thicker layer of a higher dielectric constant or 'high-K' oxide such as hafnium oxide. Intensive research was carried out to develop these oxides into high quality electronic materials. In addition, the incorporation of Ge in the CMOS transistor structure has been employed to enable higher carrier mobility and performance. This review covers both scientific and technological issues related to the high-K gate stack - the choice of oxides, their deposition, their structural and metallurgical behaviour, atomic diffusion, interface structure, their electronic structure, band offsets, electronic defects, charge trapping and conduction mechanisms, reliability, mobility degradation and oxygen scavenging to achieve the thinnest oxide thicknesses. The high K oxides were implemented in conjunction with a replacement of polycrystalline Si gate electrodes with metal gates. The strong metallurgical interactions between the gate electrodes and the HfO2 which resulted an unstable gate threshold voltage resulted in the use of the lower temperature 'gate last' process flow, in addition to the standard 'gate first' approach. Work function control by metal gate electrodes and by oxide dipole layers is discussed. The problems associated with high K oxides on Ge channels are also discussed. (C) 2014 Elsevier B.V. All rights reserved.
引用
收藏
页码:1 / 41
页数:41
相关论文
共 50 条
  • [21] Band-engineered low PMOS VT with high-K/metal gates featured in a dual channel CMOS integration scheme
    Harris, H. Rusty
    Kalra, Pankaj
    Majhi, Prashant
    Hussain, Muhammed
    Kelly, David
    Oh, Jungwoo
    He, Dawei
    Smith, Casey
    Barnett, Joel
    Kirsch, Paul D.
    Gebara, Gabriel
    Jur, Jess
    Lichtenwalner, Daniel
    Lubow, Abigail
    Ma, T. P.
    Sung, Guangyu
    Thompson, Scott
    Lee, Byoung Hun
    Tseng, Hsing Huang
    Jammy, Raj
    2007 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2007, : 154 - +
  • [22] Intel unveils 45nm chip with high-k, metal gates
    不详
    SOLID STATE TECHNOLOGY, 2007, 50 (03) : 28 - +
  • [23] Density functional model of threshold voltage shifts at High-K/Metal gates
    Cao, R.
    Zhang, Z.
    Guo, Y.
    Robertson, J.
    SOLID-STATE ELECTRONICS, 2024, 217
  • [24] Integration issues of high-k and metal gate into conventional CMOS technology
    Song, SC
    Zhang, Z
    Huffman, C
    Bae, SH
    Sim, JH
    Kirsch, P
    Majhi, P
    Moumen, N
    Lee, BH
    THIN SOLID FILMS, 2006, 504 (1-2) : 170 - 173
  • [25] Compatibility of dual metal gate electrodes with high-K dielectrics for CMOS
    Lee, J
    Suh, YS
    Lazar, H
    Jha, R
    Gurganus, J
    Lin, YX
    Misra, V
    2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 2003, : 323 - 326
  • [26] Dual work function high-k/metal gate CMOS FinFETs
    Hussain, Muhammad Mustafa
    Smith, Casey
    Kalra, Pankaj
    Yang, Ji-Woon
    Gebara, Gabe
    Sassman, Barry
    Kirsch, Paul
    Majhi, Prashant
    Song, Seung-Chul
    Harris, Rusty
    Tseng, Hsing -Huang
    Jammy, Raj
    ESSDERC 2007: PROCEEDINGS OF THE 37TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2007, : 207 - +
  • [27] How to electrically qualify high-k gates
    Zhao, Yuegang
    Young, Chadwin D.
    Brown, George
    Semiconductor International, 2003, 26 (11) : 51 - 58
  • [28] Alternative High-k Dielectrics for Metal-Insulator-Metal Applications
    Lukosius, M.
    Kaynak, C. Baristiran
    Wenger, Ch
    Rushworth, S.
    PHYSICS AND TECHNOLOGY OF HIGH-K MATERIALS 8, 2010, 33 (03): : 15 - 23
  • [29] Integrating high-k/metal gates: gate-first or gate-last?
    Hoffmann, Thomas Y.
    SOLID STATE TECHNOLOGY, 2010, 53 (03) : 20 - +
  • [30] Metal gate and high-k integration for advanced CMOS devices (invited paper)
    Guillaumot, B
    Garros, X
    Lime, F
    Oshima, K
    Tavel, B
    Chroboczek, JA
    Masson, P
    Truche, R
    Papon, AM
    Martin, F
    Damlencourt, JF
    Maitrejean, S
    Rivoire, M
    Leroux, C
    Cristoloveanu, S
    Ghibaudo, G
    Autran, J
    Skotnicki, T
    Deleonibus, S
    2003 8TH INTERNATIONAL SYMPOSIUM ON PLASMA- AND PROCESS-INDUCED DAMAGE, 2003, : 56 - 60