Band-engineered low PMOS VT with high-K/metal gates featured in a dual channel CMOS integration scheme

被引：52

作者：

Harris, H. Rusty ^{[2
]}

Kalra, Pankaj ^{[5
]}

Majhi, Prashant ^{[3
]}

Hussain, Muhammed ^{[1
]}

Kelly, David ^{[1
]}

Oh, Jungwoo ^{[1
]}

He, Dawei ^{[1
]}

Smith, Casey ^{[1
]}

Barnett, Joel ^{[1
]}

Kirsch, Paul D. ^{[4
]}

Gebara, Gabriel ^{[6
]}

Jur, Jess ^{[7
]}

Lichtenwalner, Daniel ^{[7
]}

Lubow, Abigail ^{[8
]}

Ma, T. P. ^{[8
]}

Sung, Guangyu

Thompson, Scott ^{[9
]}

Lee, Byoung Hun ^{[4
]}

Tseng, Hsing Huang ^{[1
]}

Jammy, Raj ^{[4
]}

机构：

[1] SEMATECH, Austin, TX USA

[2] AMD, Sunnyvale, CA 94088 USA

[3] Intel, Santa Clara, CA USA

[4] IBM Corp, Armonk, NY USA

[5] Univ Calif Berkeley, Berkeley, CA 94720 USA

[6] ATDF, New York, NY USA

[7] NC State Univ, Raleigh, NC USA

[8] Yale Univ, New Haven, CT USA

[9] Univ Florida, Gainesville, FL USA

来源：

2007 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS | 2007年

关键词：

D O I：

10.1109/VLSIT.2007.4339763

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Using strained SiGe on Si, the threshold voltage of high K PMOS devices is reduced by as much as 300mV. The 80nm devices exhibit excellent short channel characteristics such as DIBL and GIDL. For the first time a dual channel scheme using standard activation anneal temperature is applied that allows La2O3 capping in NMOS and SiGe channel in PMOS to achieve acceptable values of threshold voltage for high K and metal gates for 32nm node and beyond.

引用

页码：154 / +

页数：2

共 50 条

[1] High-k dielectrics and dual metal gates: Integration issues for new CMOS materials
Claflin, B
Flock, K
Lucovsky, G
ULTRATHIN SIO2 AND HIGH-K MATERIALS FOR ULSI GATE DIELECTRICS, 1999, 567 : 603 - 608
[2] High-K materials and metal gates for CMOS applications
Robertson, John
Wallace, Robert M.
MATERIALS SCIENCE & ENGINEERING R-REPORTS, 2015, 88 : 1 - 41
[3] Current Status of High-k and Metal Gates in CMOS
Wilk, G. D.
Verghese, M.
Chen, P. J.
Maes, J-W.
DIELECTRIC MATERIALS AND METALS FOR NANOELECTRONICS AND PHOTONICS 10, 2012, 50 (04): : 207 - 210
[4] Strained SiGe Channels for Band-Edge PMOS Threshold Voltages With Metal Gates and High-k Dielectrics
Gilmer, David C.
Schaeffer, Jamie K.
Taylor, W. J.
Capasso, C.
Junker, Kurt
Hildreth, Jill
Tekleab, Daniel
Winstead, Brian
Samavedam, S. B.
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (04) : 898 - 904
[5] LASER anneal to enable ultimate CMOS scaling with PMOS band edge metal gate/high-K stacks
Gilmer, D. C.
Schaeffer, J. K.
Taylor, W. J.
Spencer, G.
Triyoso, D. H.
Raymond, M.
Roan, D.
Smith, J.
Capasso, C.
Hegde, R. I.
Samavedam, S. B.
ESSDERC 2006: PROCEEDINGS OF THE 36TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2006, : 351 - +
[6] Integration of dual metal gate CMOS on high-k dielectrics utilizing a metal wet etch process
Zhang, ZB
Song, SC
Huffman, C
Hussain, MM
Barnett, J
Moumen, N
Alshareef, HN
Majhi, P
Sim, JH
Bae, SH
Lee, BH
ELECTROCHEMICAL AND SOLID STATE LETTERS, 2005, 8 (10) : G271 - G274
[7] Integration of high-k/metal gate stacks for CMOS application
Chen, D. Y.
Lin, C. T.
Hsu, Y. R.
Chang, C. H.
Wang, H. Y.
Chiu, Y. S.
Yu, C. H.
2008 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PROGRAM, 2008, : 148 - 149
[8] Key technologies for dual high-k and dual metal gate integration
Li, Yong-Liang
Xu, Qiu-Xia
Wang, Wen-Wu
CHINESE PHYSICS B, 2018, 27 (09)
[9] Key technologies for dual high-k and dual metal gate integration
李永亮
徐秋霞
王文武
Chinese Physics B, 2018, (09) : 533 - 538
[10] Integration issues of high-k and metal gate into conventional CMOS technology
Song, SC
Zhang, Z
Huffman, C
Bae, SH
Sim, JH
Kirsch, P
Majhi, P
Moumen, N
Lee, BH
THIN SOLID FILMS, 2006, 504 (1-2) : 170 - 173

← 1 2 3 4 5 →