Band-engineered low PMOS VT with high-K/metal gates featured in a dual channel CMOS integration scheme

被引：52

作者：

Harris, H. Rusty ^{[2
]}

Kalra, Pankaj ^{[5
]}

Majhi, Prashant ^{[3
]}

Hussain, Muhammed ^{[1
]}

Kelly, David ^{[1
]}

Oh, Jungwoo ^{[1
]}

He, Dawei ^{[1
]}

Smith, Casey ^{[1
]}

Barnett, Joel ^{[1
]}

Kirsch, Paul D. ^{[4
]}

Gebara, Gabriel ^{[6
]}

Jur, Jess ^{[7
]}

Lichtenwalner, Daniel ^{[7
]}

Lubow, Abigail ^{[8
]}

Ma, T. P. ^{[8
]}

Sung, Guangyu

Thompson, Scott ^{[9
]}

Lee, Byoung Hun ^{[4
]}

Tseng, Hsing Huang ^{[1
]}

Jammy, Raj ^{[4
]}

机构：

[1] SEMATECH, Austin, TX USA

[2] AMD, Sunnyvale, CA 94088 USA

[3] Intel, Santa Clara, CA USA

[4] IBM Corp, Armonk, NY USA

[5] Univ Calif Berkeley, Berkeley, CA 94720 USA

[6] ATDF, New York, NY USA

[7] NC State Univ, Raleigh, NC USA

[8] Yale Univ, New Haven, CT USA

[9] Univ Florida, Gainesville, FL USA

来源：

2007 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS | 2007年

关键词：

D O I：

10.1109/VLSIT.2007.4339763

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Using strained SiGe on Si, the threshold voltage of high K PMOS devices is reduced by as much as 300mV. The 80nm devices exhibit excellent short channel characteristics such as DIBL and GIDL. For the first time a dual channel scheme using standard activation anneal temperature is applied that allows La2O3 capping in NMOS and SiGe channel in PMOS to achieve acceptable values of threshold voltage for high K and metal gates for 32nm node and beyond.

引用

页码：154 / +

页数：2

共 50 条

[41] High performance and high reliability dual metal CMOS gate stacks using novel high-k bi-layer control technique
Ando, T.
Hirano, T.
Tai, K.
Yamaguchi, S.
Tanaka, K.
Oshiyama, I.
Nakata, M.
Watanabe, K.
Yamamoto, R.
Kanda, S.
Tateshita, Y.
Wakabayashi, H.
Tagawa, Y.
Tsukamoto, M.
Iwamoto, H.
Saito, M.
Toyoda, S.
Kumigashira, H.
Oshima, M.
Nagashima, N.
Kadomura, S.
2007 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 46 - 47
[42] Plasma-induced damage on the reliability of Hf-based high-k/dual metal-gates complementary metal oxide semiconductor technology
Weng, Wu-Te
Lee, Yao-Jen
Lin, Horng-Chih
Huang, Tiao-Yuan
International Journal of Plasma Science and Engineering, 2009, 2009
[43] Attainment of dual-band edge work function by using a single metal gate and single high-k dielectric via ion implantation for HP CMOS device
Xu, Qiuxia
Xu, G.
Zhou, H.
Zhu, H.
Liu, J.
Wang, Y.
Li, J.
Xiang, J.
Liang, Q.
Wu, H.
Zhong, J.
Xu, M.
Xu, W.
Ma, X.
Wang, X.
Tong, X.
Chen, D.
Yan, J.
Zhao, C.
Ye, T.
SOLID-STATE ELECTRONICS, 2016, 115 : 26 - 32
[44] Control of topography and morphology for channel SiGe by in-situ HCl etching for future CMOS technologies with high-K metal gate
Reichel, Carsten
Kronholz, Stephan
Kammler, Thorsten
Zeun, Annekathrin
Beernink, Gunda
SOLID-STATE ELECTRONICS, 2011, 60 (01) : 134 - 138
[45] Integration of Laser-Annealed Junctions in a Low-Temperature High-k Metal-Gate MISFET
Biasotto, Cleber
Jovanovic, Vladimir
Gonda, Vlktor
van der Cingel, Johan
Milosavljevic, Silvana
Nanver, Lis K.
ULIS 2009: 10TH INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION OF SILICON, 2009, : 181 - 184
[46] Bulk Planar 20nm High-K/Metal Gate CMOS Technology Platform for Low Power and High Performance Applications
Cho, H. -J.
Seo, K. -I.
Jeong, W. C.
Kim, Y. -H.
Lim, Y. D.
Jang, W. W.
Hong, J. G.
Suk, S. D.
Li, M.
Ryou, C.
Rhee, H. S.
Lee, J. G.
Kang, H. S.
Son, Y. S.
Cheng, C. L.
Hong, S. H.
Yang, W. S.
Nam, S. W.
Ahn, J. H.
Lee, D. H.
Park, S.
Sadaaki, M.
Cha, D. H.
Kim, D. W.
Sim, S. P.
Hyun, S.
Koh, C. G.
Lee, B. C.
Lee, S. G.
Kim, M. C.
Bae, Y. K.
Yoon, B.
Kang, S. B.
Hong, J. S.
Choi, S.
Sohn, D. K.
Yoon, J. S.
Chung, C.
2011 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2011,
[47] Integration of TmSiO/HfO2 Dielectric Stack in Sub-nm EOT High-k/Metal Gate CMOS Technology
Litta, Eugenio Dentoni
Hellstrom, Per-Erik
Ostling, Mikael
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (03) : 934 - 939
[48] A Scalable and Highly Manufacturable Single Metal Gate/High-k CMOS Integration for Sub-32nm Technology for LSTP Applications
Park, C. S.
Hussain, M. M.
Huang, J.
Park, C.
Tateiwa, K.
Young, C.
Park, H. K.
Cruz, M.
Gilmer, D.
Rader, K.
Price, J.
Lysaght, P.
Heh, D.
Bersuker, G.
Kirsch, P. D.
Tseng, H. -H.
Jammy, R.
2009 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2009, : 208 - +
[49] Low VT metal-gate/high-k nMOSFETs -: PBTI dependence and VT tune-ability on La/Dy-capping layer locations and laser annealing conditions
Chang, S. Z.
Hoffmann, T. Y.
Yu, H. Y.
Aoulaiche, M.
Rohr, E.
Adelmann, C.
Kaczer, B.
Delabie, A.
Favia, P.
Van Elshoct, S.
Kubicek, S.
Scharm, T.
Witters, T.
Ragnarsson, L. -A.
Wang, X. P.
Cho, H. -J.
Mueller, M.
Chiarella, T.
Absil, P.
Biesemans, S.
2008 SYMPOSIUM ON VLSI TECHNOLOGY, 2008, : 49 - +
[50] Nanowire FETs for Low Power CMOS Applications Featuring Novel Gate-All-Around Single Metal FUSI Gates with Dual Φm and VT Tune-ability
Jiang, Y.
Liow, T. Y.
Singh, N.
Tan, L. H.
Lo, G. Q.
Chan, D. S. H.
Kwong, D. L.
IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2008, TECHNICAL DIGEST, 2008, : 869 - +

← 1 2 3 4 5 →