Band-engineered low PMOS VT with high-K/metal gates featured in a dual channel CMOS integration scheme

被引：52

作者：

Harris, H. Rusty ^{[2
]}

Kalra, Pankaj ^{[5
]}

Majhi, Prashant ^{[3
]}

Hussain, Muhammed ^{[1
]}

Kelly, David ^{[1
]}

Oh, Jungwoo ^{[1
]}

He, Dawei ^{[1
]}

Smith, Casey ^{[1
]}

Barnett, Joel ^{[1
]}

Kirsch, Paul D. ^{[4
]}

Gebara, Gabriel ^{[6
]}

Jur, Jess ^{[7
]}

Lichtenwalner, Daniel ^{[7
]}

Lubow, Abigail ^{[8
]}

Ma, T. P. ^{[8
]}

Sung, Guangyu

Thompson, Scott ^{[9
]}

Lee, Byoung Hun ^{[4
]}

Tseng, Hsing Huang ^{[1
]}

Jammy, Raj ^{[4
]}

机构：

[1] SEMATECH, Austin, TX USA

[2] AMD, Sunnyvale, CA 94088 USA

[3] Intel, Santa Clara, CA USA

[4] IBM Corp, Armonk, NY USA

[5] Univ Calif Berkeley, Berkeley, CA 94720 USA

[6] ATDF, New York, NY USA

[7] NC State Univ, Raleigh, NC USA

[8] Yale Univ, New Haven, CT USA

[9] Univ Florida, Gainesville, FL USA

来源：

2007 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS | 2007年

关键词：

D O I：

10.1109/VLSIT.2007.4339763

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Using strained SiGe on Si, the threshold voltage of high K PMOS devices is reduced by as much as 300mV. The 80nm devices exhibit excellent short channel characteristics such as DIBL and GIDL. For the first time a dual channel scheme using standard activation anneal temperature is applied that allows La2O3 capping in NMOS and SiGe channel in PMOS to achieve acceptable values of threshold voltage for high K and metal gates for 32nm node and beyond.

引用

页码：154 / +

页数：2

共 50 条

[21] Advanced Si and SiGe strained channel NMOS and PMOS transistors with high-K/metal-gate stack
Datta, S
Brask, J
Dewey, G
Doczy, M
Doyle, B
Jin, B
Kavalieros, J
Metz, M
Majumdar, A
Radosavljevic, M
Chau, R
PROCEEDING OF THE 2004 BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING, 2004, : 194 - 197
[22] 75nm damascene metal gate and High-k integration for advanced CMOS devices
Guillaumot, B
Garros, X
Lime, F
Oshima, K
Tavel, B
Chroboczek, JA
Masson, P
Truche, R
Papon, AM
Martin, F
Damlencourt, JF
Maitrejean, S
Rivoire, M
Leroux, C
Cristoloveanu, S
Ghibaudo, G
Autran, JL
Skotnicki, T
Deleonibus, S
INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, 2002, : 355 - 358
[23] Single-Metal Dual-Dielectric (SMDD) Gate-First CMOS Integration Towards Low VT and High Performance
Ragnarsson, L-A
Schram, T.
Rohr, E.
Sebaai, F.
Kelkar, P.
Wada, M.
Kauerauf, T.
Aoulaiche, M.
Cho, M. J.
Kubicek, S.
Lauwers, A.
Hoffmann, T. Y.
Absil, P. P.
Biesemans, S.
PROCEEDINGS OF TECHNICAL PROGRAM: 2009 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS, 2009, : 49 - +
[24] Channel Length Dependence of PBTI in High-k First RMG Gate Stack Integration Scheme
Parihar, Narendra
Arutchelvan, Goutham
Franco, Jacopo
Baudot, Sylvain
Opedebeeck, Ann
Demuynck, Steven
Arimura, Hiroaki
Ragnarsson, Lars-Ake
Mitard, Jerome
De Heyn, Vincent
Mercha, Abdelkarim
2021 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP (IIRW), 2021, : 29 - 32
[25] Improving ESD Robustness of pMOS Device With Embedded SCR in 28-nm High-k/Metal Gate CMOS Process
Lin, Chun-Yu
Chang, Pin-Hsin
Chang, Rong-Kun
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (04) : 1349 - 1352
[26] Dry Etching of Metal Inserted Poly-Si Stack for Dual High-k and Dual Metal Gate Integration
Li, Yongliang
Xu, Qiuxia
Wang, Wenwu
Zhang, Jing
ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2018, 7 (08) : P435 - P439
[27] Implementation of nanoscale circuits using dual metal gate engineered nanowire MOSFET with high-k dielectrics for low power applications
Pravin, J. Charles
Nirmal, D.
Prajoon, P.
Ajayan, J.
PHYSICA E-LOW-DIMENSIONAL SYSTEMS & NANOSTRUCTURES, 2016, 83 : 95 - 100
[28] Electrical characterization of thulium silicate interfacial layers for integration in high-k/metal gate CMOS technology
Litta, Eugenio Dentoni
Hellstrom, Per-Erik
Henkel, Christoph
Ostling, Mikael
SOLID-STATE ELECTRONICS, 2014, 98 : 20 - 25
[29] Diffusion and Gate Replacement: A New Gate-First High-k/Metal Gate CMOS Integration Scheme Suppressing Gate Height Asymmetry
Ritzenthaler, Romain
Schram, Tom
Spessot, Alessio
Caillat, Christian
Cho, Moonju
Simoen, Eddy
Aoulaiche, Marc
Albert, Johan
Chew, Soon-Aik
Noh, Kyoung Bong
Son, Yunik
Mitard, Jerome
Mocuta, Anda
Horiguchi, Naoto
Fazan, Pierre
Thean, Aaron Voon-Yew
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (01) : 265 - 271
[30] Evaluation of Low Temperature Silicon Nitride Spacer for High-k Metal Gate Integration
Triyoso, Dina H.
Hempel, K.
Ohsiek, S.
Jaschke, V.
Shu, J.
Mutas, S.
Dittmar, K.
Schaeffer, J.
Utess, D.
Lenski, M.
ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2013, 2 (11) : N222 - N227

← 1 2 3 4 5 →