Test generation and diagnostic test generation for open faults with considering adjacent lines

被引:4
|
作者
Takahashi, Hiroshi [1 ]
Higami, Yoshinobu [1 ]
Kikkawa, Toru [1 ]
Aikyo, Takashi [1 ]
Takamatsu, Yuzo [1 ]
Yamazaki, Koji
Tsutsumi, Toshiyuki
Yotsuyanagi, Hiroyuki
Hashizume, Masaki
机构
[1] Ehime Univ, Grad Sch Sci, Matsuyama, Ehime 790, Japan
关键词
D O I
10.1109/DFT.2007.11
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In order to ensure high quality of DSM circuits, testing for the open defect in the circuits is necessary. However, the modeling and techniques for test generation for open faults have not been established yet. In this paper, we propose a method for generating tests and diagnostic tests based on a new open fault model. Firstly, we show a new open fault model with considering adjacent lines [9]. Under the open fault model, we reveal more about the conditions to excite the open fault. Next we propose a method for generating tests for open faults by using a stuck-at fault test with don't cares. We also propose a method for generating a diagnostic test that can distinguish the pair of open faults. Finally, experimental results show that 1) the proposed method is able to achieve 100% fault coverages for almost all benchmark circuits and 2) the proposed method is able to reduce the number of indistinguished open fault pairs.
引用
收藏
页码:243 / 251
页数:9
相关论文
共 50 条
  • [1] On Selection of Adjacent Lines in Test Pattern Generation for Delay Faults Considering Crosstalk Effects
    Ohama, Yuuya
    Yotsuyanagi, Hiroyuki
    Hashizume, Masaki
    Higami, Yoshinobu
    Takahashi, Hiroshi
    2017 17TH INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES (ISCIT), 2017,
  • [2] Diagnostic test generation for arbitrary faults
    Bhatti, Naresh K.
    Blanton, R. D.
    2006 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, 2006, : 559 - +
  • [3] SAT-Based Test Generation for Open Faults Using Fault Excitation Caused by Effect of Adjacent Lines
    Yamashita, Jun
    Yotsuyanagi, Hiroyuki
    Hashizume, Masaki
    Kinoshita, Kozo
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2013, E96A (12) : 2561 - 2567
  • [4] A Method of Diagnostic Test Generation for Transition Faults
    Ono, Renji
    Ohtake, Satoshi
    2015 IEEE 21ST PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING (PRDC), 2015, : 273 - 278
  • [5] Diagnostic test generation based on subsets of faults
    Pomeranz, Irith
    Reddy, Sudhakar M.
    ETS 2007: 12TH IEEE EUROPEAN TEST SYMPOSIUM, PROCEEDINGS, 2007, : 151 - +
  • [6] Test Generation for Open and Delay Faults in CMOS Circuits
    Wu, Cheng-Hung
    Lee, Kuen-Jong
    Reddy, Sudhakar M.
    2017 INTERNATIONAL TEST CONFERENCE IN ASIA (ITC-ASIA), 2017, : 21 - 26
  • [7] Test pattern generation for crosstalk faults considering the gate delay
    Itazaki, Noriyoshi
    Kinoshita, Kozo
    Naitoh, Hisao
    Systems and Computers in Japan, 1995, 26 (07): : 24 - 33
  • [8] TEST PATTERN GENERATION FOR CROSSTALK FAULTS CONSIDERING THE GATE DELAY
    ITAZAKI, N
    KINOSHITA, K
    NAITOH, H
    SYSTEMS AND COMPUTERS IN JAPAN, 1995, 26 (07) : 24 - 33
  • [9] GA based diagnostic test pattern generation for Transition Faults
    Bhar, Anupam
    Chattopadhyay, Santanu
    Sengupta, Indranil
    Kapur, Rohit
    2015 19TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2015,
  • [10] On Test Pattern Generation Method for an Approximate Multiplier Considering Acceptable Faults
    Tokai, Shogo
    Akamatsu, Daichi
    Yotsuyanagi, Hiroyuki
    Hashizume, Masaki
    2023 IEEE INTERNATIONAL TEST CONFERENCE IN ASIA, ITC-ASIA, 2023,