Diagnostic test generation for arbitrary faults

被引:0
|
作者
Bhatti, Naresh K. [1 ]
Blanton, R. D. [1 ]
机构
[1] Carnegie Mellon Univ, Dept Elect & Comp Engn, 5000 Forbes Ave, Pittsburgh, PA 15213 USA
关键词
fault diagnosis; VLSI testing; ATPG;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
It is now generally accepted that the stuck-at fault model is no longer sufficient for many manufacturing test activities. Consequently, diagnostic test pattern generation based solely on distinguishing stuck-at faults is unlikely to achieve the resolution required for emerging fault types. In this work we describe a new diagnostic ATPG implementation that uses a generalized fault model. It can be easily used in arty diagnosis framework to refine diagnostic resolution for complex defects. For various types of faults that include, for example, bridge, transition, and transistor stuck-open, we show that diagnostic resolution can be significantly enhanced over a traditional diagnostic test set aimed only at stuck-at faults. Finally, we illustrate the use of our diagnostic ATPG to distinguish faults derived from a state-of-the-art diagnosis flow based on layout.
引用
收藏
页码:559 / +
页数:4
相关论文
共 50 条
  • [1] Diagnostic test generation based on subsets of faults
    Pomeranz, Irith
    Reddy, Sudhakar M.
    ETS 2007: 12TH IEEE EUROPEAN TEST SYMPOSIUM, PROCEEDINGS, 2007, : 151 - +
  • [2] A Method of Diagnostic Test Generation for Transition Faults
    Ono, Renji
    Ohtake, Satoshi
    2015 IEEE 21ST PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING (PRDC), 2015, : 273 - 278
  • [3] Test generation and diagnostic test generation for open faults with considering adjacent lines
    Takahashi, Hiroshi
    Higami, Yoshinobu
    Kikkawa, Toru
    Aikyo, Takashi
    Takamatsu, Yuzo
    Yamazaki, Koji
    Tsutsumi, Toshiyuki
    Yotsuyanagi, Hiroyuki
    Hashizume, Masaki
    DFT 2007: 22ND IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT-TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2007, : 243 - 251
  • [4] GA based diagnostic test pattern generation for Transition Faults
    Bhar, Anupam
    Chattopadhyay, Santanu
    Sengupta, Indranil
    Kapur, Rohit
    2015 19TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2015,
  • [5] On diagnosis and diagnostic test generation for pattern-dependent transition faults
    Pomeranz, I
    Reddy, SM
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2001, 20 (06) : 791 - 800
  • [6] Diagnostic Test Generation for Transition Faults Using a Stuck-at ATPG Tool
    Higami, Yoshinobu
    Kurose, Yosuke
    Ohno, Satoshi
    Yamaoka, Hironori
    Takahashi, Hiroshi
    Shimizu, Yoshihiro
    Aikyo, Takashi
    Takamatsu, Yuzo
    ITC: 2009 INTERNATIONAL TEST CONFERENCE, 2009, : 462 - +
  • [7] Generation of Mixed Broadside and Skewed-Load Diagnostic Test Sets for Transition Faults
    Pomeranz, Irith
    2011 IEEE 17TH PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING (PRDC), 2011, : 45 - 52
  • [8] On the generation of test patterns for multiple faults
    Aboulhamid, El Mostapha
    Karkouri, Younes
    Cerny, Eduard
    Journal of Electronic Testing: Theory and Applications (JETTA), 1993, 4 (03): : 237 - 254
  • [9] Identification and test generation for primitive faults
    Krstic, A
    Cheng, KT
    Chakradhar, ST
    INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, 1996, : 423 - 432
  • [10] Test pattern generation for droop faults
    Mitra, D.
    Sur-Kolay, S.
    Bhattacharya, B. B.
    Kundu, S.
    Nigam, A.
    Dey, S. K.
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2010, 4 (04): : 274 - 284