Test generation and diagnostic test generation for open faults with considering adjacent lines

被引:4
|
作者
Takahashi, Hiroshi [1 ]
Higami, Yoshinobu [1 ]
Kikkawa, Toru [1 ]
Aikyo, Takashi [1 ]
Takamatsu, Yuzo [1 ]
Yamazaki, Koji
Tsutsumi, Toshiyuki
Yotsuyanagi, Hiroyuki
Hashizume, Masaki
机构
[1] Ehime Univ, Grad Sch Sci, Matsuyama, Ehime 790, Japan
关键词
D O I
10.1109/DFT.2007.11
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In order to ensure high quality of DSM circuits, testing for the open defect in the circuits is necessary. However, the modeling and techniques for test generation for open faults have not been established yet. In this paper, we propose a method for generating tests and diagnostic tests based on a new open fault model. Firstly, we show a new open fault model with considering adjacent lines [9]. Under the open fault model, we reveal more about the conditions to excite the open fault. Next we propose a method for generating tests for open faults by using a stuck-at fault test with don't cares. We also propose a method for generating a diagnostic test that can distinguish the pair of open faults. Finally, experimental results show that 1) the proposed method is able to achieve 100% fault coverages for almost all benchmark circuits and 2) the proposed method is able to reduce the number of indistinguished open fault pairs.
引用
收藏
页码:243 / 251
页数:9
相关论文
共 50 条
  • [21] A Test Generation Methodology for Interconnection Opens Considering Signals at the Coupled Lines
    Roberto Gómez
    Alejandro Girón
    Victor H. Champac
    Journal of Electronic Testing, 2008, 24 : 529 - 538
  • [22] A Test Generation Methodology for Interconnection Opens Considering Signals at the Coupled Lines
    Gomez, Roberto
    Giron, Alejandro
    Champac, Victor H.
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2008, 24 (06): : 529 - 538
  • [23] A Diagnostic Test Generation System
    Zhang, Yu
    Agrawal, Vishwani D.
    INTERNATIONAL TEST CONFERENCE 2010, 2010,
  • [24] Diagnostic Test Generation for Transition Faults Using a Stuck-at ATPG Tool
    Higami, Yoshinobu
    Kurose, Yosuke
    Ohno, Satoshi
    Yamaoka, Hironori
    Takahashi, Hiroshi
    Shimizu, Yoshihiro
    Aikyo, Takashi
    Takamatsu, Yuzo
    ITC: 2009 INTERNATIONAL TEST CONFERENCE, 2009, : 462 - +
  • [25] Hierarchical robust test generation for CMOS circuit stuck-open faults
    Tsiatouhas, Y
    Haniotakis, TH
    Nikolos, D
    Paschalis, A
    Halatsis, C
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1997, 82 (01) : 45 - 60
  • [26] On the Use of Functional Test Generation in Diagnostic Test Generation for Synchronous Sequential Circuits
    Pomeranz, Irith
    Reddy, Sudhakar M.
    ELECTRONIC NOTES IN THEORETICAL COMPUTER SCIENCE, 2007, 174 (04) : 83 - 93
  • [27] Generation of Mixed Test Sets for Transition Faults
    Pomeranz, Irith
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2012, 20 (10) : 1895 - 1899
  • [28] Test generation for double stuck-at faults
    Higami, Y
    Takahashi, N
    Takamatsu, Y
    10TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2001, : 71 - 75
  • [29] TEST PATTERN GENERATION FOR API FAULTS IN RAM
    SALUJA, KK
    KINOSHITA, K
    IEEE TRANSACTIONS ON COMPUTERS, 1985, 34 (03) : 284 - 287
  • [30] TEST PATTERN GENERATION FOR API FAULTS IN RAM
    DEJONG, P
    VANDEGOOR, AJ
    IEEE TRANSACTIONS ON COMPUTERS, 1988, 37 (11) : 1426 - 1428