共 50 条
- [2] A diagnostic test generation procedure for synchronous sequential circuits based on test elimination [J]. INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, : 1074 - 1083
- [3] Diagnostic test generation for sequential circuits [J]. INTERNATIONAL TEST CONFERENCE 2000, PROCEEDINGS, 2000, : 225 - 234
- [5] Diagnostic test pattern generation for sequential circuits [J]. 15TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1997, : 196 - 202
- [6] Modified test generation methods for synchronous sequential circuits [J]. 2015 INTERNATIONAL CONFERENCE ON INNOVATIONS IN INFORMATION, EMBEDDED AND COMMUNICATION SYSTEMS (ICIIECS), 2015,
- [7] Templates: A test generation procedure for synchronous sequential circuits [J]. SIXTH ASIAN TEST SYMPOSIUM (ATS'97), PROCEEDINGS, 1997, : 74 - 79
- [8] MIX: A test generation system for synchronous sequential circuits [J]. ELEVENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 456 - 463
- [9] Built-in test generation for synchronous sequential circuits [J]. 1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, 1997, : 421 - 426