Test generation and diagnostic test generation for open faults with considering adjacent lines

被引:4
|
作者
Takahashi, Hiroshi [1 ]
Higami, Yoshinobu [1 ]
Kikkawa, Toru [1 ]
Aikyo, Takashi [1 ]
Takamatsu, Yuzo [1 ]
Yamazaki, Koji
Tsutsumi, Toshiyuki
Yotsuyanagi, Hiroyuki
Hashizume, Masaki
机构
[1] Ehime Univ, Grad Sch Sci, Matsuyama, Ehime 790, Japan
关键词
D O I
10.1109/DFT.2007.11
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In order to ensure high quality of DSM circuits, testing for the open defect in the circuits is necessary. However, the modeling and techniques for test generation for open faults have not been established yet. In this paper, we propose a method for generating tests and diagnostic tests based on a new open fault model. Firstly, we show a new open fault model with considering adjacent lines [9]. Under the open fault model, we reveal more about the conditions to excite the open fault. Next we propose a method for generating tests for open faults by using a stuck-at fault test with don't cares. We also propose a method for generating a diagnostic test that can distinguish the pair of open faults. Finally, experimental results show that 1) the proposed method is able to achieve 100% fault coverages for almost all benchmark circuits and 2) the proposed method is able to reduce the number of indistinguished open fault pairs.
引用
收藏
页码:243 / 251
页数:9
相关论文
共 50 条
  • [31] CHECKPOINT FAULTS ARE NOT SUFFICIENT TARGET FAULTS FOR TEST GENERATION.
    Abramovici, M.
    Menon, P.R.
    Miller, D.T.
    IEEE Transactions on Computers, 1986, C-35 (08) : 769 - 771
  • [32] CHECKPOINT FAULTS ARE NOT SUFFICIENT TARGET FAULTS FOR TEST-GENERATION
    ABRAMOVICI, M
    MENON, PR
    MILLER, DT
    IEEE TRANSACTIONS ON COMPUTERS, 1986, 35 (08) : 769 - 771
  • [33] Diagnostic Test Generation That Addresses Diagnostic Holes
    Pomeranz, Irith
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2019, 38 (02) : 335 - 344
  • [34] A method of test generation for path delay faults using stuck-at fault test generation algorithms
    Ohtake, S
    Ohtani, K
    Fujiwara, H
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, 2003, : 310 - 315
  • [35] Test Pattern Generation for Multiple Stuck-at Faults Not Covered by Test Patterns for Single Faults
    Moore, Conrad J.
    Wang, Peikun
    Gharehbaghi, Amir Masoud
    Fujita, Masahiro
    2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017, : 2465 - 2468
  • [36] New Targets for Diagnostic Test Generation
    Pomeranz, Irith
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (10) : 3035 - 3043
  • [37] Diagnostic test generation for sequential circuits
    Yu, XM
    Wu, J
    Rudnick, EM
    INTERNATIONAL TEST CONFERENCE 2000, PROCEEDINGS, 2000, : 225 - 234
  • [38] Generation of Mixed Broadside and Skewed-Load Diagnostic Test Sets for Transition Faults
    Pomeranz, Irith
    2011 IEEE 17TH PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING (PRDC), 2011, : 45 - 52
  • [39] MODELING AND TEST-GENERATION FOR MOS TRANSMISSION GATE STUCK-OPEN FAULTS
    BELKADI, M
    MOUFTAH, HT
    IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1992, 139 (01): : 17 - 22
  • [40] A Joint Diagnostic Test Generation Procedure with Dynamic Test Compaction
    Amyeen, M. Enamul
    Pomeranz, Irith
    Venkataraman, Srikanth
    2016 IEEE 25TH ASIAN TEST SYMPOSIUM (ATS), 2016, : 138 - 143