Test generation and diagnostic test generation for open faults with considering adjacent lines

被引:4
|
作者
Takahashi, Hiroshi [1 ]
Higami, Yoshinobu [1 ]
Kikkawa, Toru [1 ]
Aikyo, Takashi [1 ]
Takamatsu, Yuzo [1 ]
Yamazaki, Koji
Tsutsumi, Toshiyuki
Yotsuyanagi, Hiroyuki
Hashizume, Masaki
机构
[1] Ehime Univ, Grad Sch Sci, Matsuyama, Ehime 790, Japan
关键词
D O I
10.1109/DFT.2007.11
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In order to ensure high quality of DSM circuits, testing for the open defect in the circuits is necessary. However, the modeling and techniques for test generation for open faults have not been established yet. In this paper, we propose a method for generating tests and diagnostic tests based on a new open fault model. Firstly, we show a new open fault model with considering adjacent lines [9]. Under the open fault model, we reveal more about the conditions to excite the open fault. Next we propose a method for generating tests for open faults by using a stuck-at fault test with don't cares. We also propose a method for generating a diagnostic test that can distinguish the pair of open faults. Finally, experimental results show that 1) the proposed method is able to achieve 100% fault coverages for almost all benchmark circuits and 2) the proposed method is able to reduce the number of indistinguished open fault pairs.
引用
收藏
页码:243 / 251
页数:9
相关论文
共 50 条
  • [41] Fault Simulation and Test Generation for Clock Delay Faults
    Higami, Yoshinobu
    Takahashi, Hiroshi
    Kobayashi, Shin-ya
    Saluja, Kewal K.
    2011 16TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2011,
  • [42] Automatic test pattern generation for resistive bridging faults
    Engelke, P
    Polian, I
    Renovell, M
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2006, 22 (01): : 61 - 69
  • [43] Test generation for timing-critical transition faults
    Lin, Xijiang
    Kassab, Mark
    Rajski, Janusz
    PROCEEDINGS OF THE 16TH ASIAN TEST SYMPOSIUM, 2007, : 487 - 492
  • [44] On the Faults Found in REST APIs by Automated Test Generation
    Marculescu, Bogdan
    Zhang, Man
    Arcuri, Andrea
    ACM TRANSACTIONS ON SOFTWARE ENGINEERING AND METHODOLOGY, 2022, 31 (03)
  • [45] Automatic Test Pattern Generation for Resistive Bridging Faults
    Piet Engelke
    Ilia Polian
    Michel Renovell
    Bernd Becker
    Journal of Electronic Testing, 2006, 22 : 61 - 69
  • [46] Automatic test pattern generation for resistive bridging faults
    Engelke, P
    Polian, I
    Renovell, M
    Becker, B
    DBT 2004: PROCEEDINGS OF THE 2004 IEEE INTERNATIONAL WORKSHOP ON CURRENT & DEFECT BASED TESTING, 2004, : 91 - 96
  • [47] Low Power Test Generation for Path Delay Faults
    Kumar, M. M. Vaseekar
    Tragoudas, S.
    JOURNAL OF LOW POWER ELECTRONICS, 2005, 1 (02) : 194 - 205
  • [48] EXAMINATION OF ALGEBRAIC TEST GENERATION METHODS FOR MULTIPLE FAULTS
    CARROLL, BD
    SHAH, HG
    JONES, DM
    IEEE TRANSACTIONS ON COMPUTERS, 1974, C-23 (07) : 743 - 745
  • [49] Efficient test generation algorithm for path delay faults
    Kim, MG
    Kang, SH
    ELECTRONICS LETTERS, 2000, 36 (01) : 13 - 14
  • [50] A generalized test generation procedure for path delay faults
    Pomeranz, I
    Reddy, SM
    TWENTY-EIGHTH ANNUAL INTERNATIONAL SYMPOSIUM ON FAULT-TOLERANT COMPUTING, DIGEST PAPERS, 1998, : 274 - 283