Modeling and analysis of total leakage currents in nanoscale Double Gate devices and circuits

被引：0

作者：

Mukhopadhyay, S ^{[1
]}

Kim, K ^{[1
]}

Chuang, CT ^{[1
]}

Roy, K ^{[1
]}

机构：

[1] Purdue Univ, Dept ECE, W Lafayette, IN 47907 USA

来源：

ISLPED '05: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN | 2005年

关键词：

Double-Gate devices; Gate leakage; subthreshold leakage; quantum effect; stacking effect; SRAM;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper we model (numerically and analytically) and analyze sub-threshold, gate-to-channel tunneling, and edge direct tunneling leakage in Double Gate (DG) devices. We compare the leakage of different DG structures, namely, doped body symmetric device with polysilicon gates, intrinsic body symmetric device with metal gates and intrinsic body asymmetric device with different front and back gate material. It is observed that, use of (near-midgap) metal gate and intrinsic body devices significantly reduces both the total leakage and its sensitivity to parametric variations in DG circuits.

引用

页码：8 / 13

页数：6

共 50 条

[31] Modeling and simulation of the diffusive transport in a nanoscale Double-Gate MOSFET
P. Pietra
N. Vauchelet
Journal of Computational Electronics, 2008, 7 : 52 - 65
[32] Performance Analysis of Nanoscale Double Gate MOSFETs with High-κ Gate Stack
Farzana, Esmat
Chowdhury, Shuvro
Ahmed, Rizvi
Khan, M. Ziaur Rahman
MECHANICAL AND AEROSPACE ENGINEERING, PTS 1-7, 2012, 110-116 : 1892 - 1899
[33] Trapping and Gate Leakage Currents Effects in Large Signal Modeling of Microwave GaN HEMTs
Mao, Shuman
Xu, Yuehang
Zhao, Xiaodong
Xu, Ruimin
Chen, Yongbo
Gao, Nengwu
2017 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2017,
[34] Statistical leakage estimation of double gate FinFET devices considering the width quantization property
Gu, He
Keane, John
Sapatnekar, Sachin
Kim, Chris H.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (02) : 206 - 209
[35] Implementation of nanoscale double-gate CMOS circuits using compact advanced transport models
Cheralathan, Muthupandian
Contreras, Esteban
Alvarado, Joaquin
Cerdeira, Antonio
Iannaccone, Giuseppe
Sangiorgi, Enrico
Iniguez, Benjamin
MICROELECTRONICS JOURNAL, 2013, 44 (02) : 80 - 85
[36] Analysis and Simulation of a Low-Leakage Analog Single Gate and FinFET Circuits
Chauhan, Manorama
Kushwah, Ravindra Singh
Shrivastava, Pavan
Akashe, Shyam
INTERNATIONAL JOURNAL OF NANOSCIENCE, 2014, 13 (02)
[37] Analytical Modeling and Simulation of Two Dimensional Double Gate Nanoscale SOI MOSFET
Kushwah, Ravindra Singh
Akashe, Shyam
7TH INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS AND CONTROL (ISCO 2013), 2013, : 295 - 300
[38] Two Dimensional Analytical Potential Modeling of Nanoscale Fully Depleted Metal Gate Double Gate MOSFET
Vishvakarma, S. K.
Saxena, A. K.
Dasgupta, S.
JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2008, 3 (03) : 297 - 306
[39] Modeling the limits of gate oxide scaling with a Schrodinger-based method of direct tunneling gate currents of nanoscale MOSFETs
Huang, CK
Goldsman, N
PROCEEDINGS OF THE 2001 1ST IEEE CONFERENCE ON NANOTECHNOLOGY, 2001, : 335 - 340
[40] Compact-modeling solutions for nanoscale double-gate and gate-all-around MOSFETs
Iniguez, Benjamin
Fjeldly, Tor A.
Lazaro, Antonio
Danneville, Francois
Deen, M. Jamal
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (09) : 2128 - 2142

← 1 2 3 4 5 →