Modeling and analysis of total leakage currents in nanoscale Double Gate devices and circuits

被引：0

作者：

Mukhopadhyay, S ^{[1
]}

Kim, K ^{[1
]}

Chuang, CT ^{[1
]}

Roy, K ^{[1
]}

机构：

[1] Purdue Univ, Dept ECE, W Lafayette, IN 47907 USA

来源：

ISLPED '05: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN | 2005年

关键词：

Double-Gate devices; Gate leakage; subthreshold leakage; quantum effect; stacking effect; SRAM;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper we model (numerically and analytically) and analyze sub-threshold, gate-to-channel tunneling, and edge direct tunneling leakage in Double Gate (DG) devices. We compare the leakage of different DG structures, namely, doped body symmetric device with polysilicon gates, intrinsic body symmetric device with metal gates and intrinsic body asymmetric device with different front and back gate material. It is observed that, use of (near-midgap) metal gate and intrinsic body devices significantly reduces both the total leakage and its sensitivity to parametric variations in DG circuits.

引用

页码：8 / 13

页数：6

共 50 条

[21] Gate oxide leakage current analysis and reduction for VLSI circuits
Lee, D
Blaauw, D
Sylvester, D
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (02) : 155 - 166
[22] MODELING OF RADIATION-INDUCED LEAKAGE CURRENTS IN CMOS SOI DEVICES
RIOS, R
SMELTZER, RK
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1991, 38 (06) : 1276 - 1281
[23] Automatic parameter extraction technique for gate leakage current modeling in double gate MOSFET
Darbandy, Ghader
Gneiting, Thomas
Alius, Heidrun
Alvarado, Joaquin
Cerdeira, Antonio
Iniguez, Benjamin
SOLID-STATE ELECTRONICS, 2013, 89 : 111 - 115
[24] Temperature dependent compact modeling of gate tunneling leakage current in double gate MOSFETs
Darbandy, Ghader
Aghassi, Jasmin
Sedlmeir, Josef
Monga, Udit
Garduno, Ivan
Cerdeira, Antonio
Iniguez, Benjamin
SOLID-STATE ELECTRONICS, 2013, 81 : 124 - 129
[25] Effects of wave function penetration on gate capacitance modeling of nanoscale double gate MOSFETs
Khan, Asif Islam
Ashraf, Md. Khalid
Khosru, Quazi D. M.
EDSSC: 2007 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, VOLS 1 AND 2, PROCEEDINGS, 2007, : 137 - 140
[26] Modeling of Back-Gate Effects on Gate-Induced Drain Leakage and Gate Currents in UTB SOI MOSFETs
Lin, Yen-Kai
Kushwaha, Pragya
Agarwal, Harshit
Chang, Huan-Lin
Duarte, Juan Pablo
Sachid, Angada B.
Khandelwal, Sourabh
Salahuddin, Sayeef
Hu, Chenming
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (10) : 3986 - 3990
[27] Novel nanoscale device architecture to reduce leakage currents in logic circuits: a quantum-mechanical study
Datta, D
Ganguly, S
Dasgupta, S
Sarab, AAP
SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2006, 21 (04) : 397 - 408
[28] On the Design of Power-Rail ESD Clamp Circuits With Gate Leakage Consideration in Nanoscale CMOS Technology
Ker, Ming-Dou
Yeh, Chih-Ting
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2014, 14 (01) : 536 - 544
[29] Compact Quantum Modeling Framework for Nanoscale Double-Gate MOSFET
Monga, Udit
Fjeldly, T. A.
NANOTECH CONFERENCE & EXPO 2009, VOL 3, TECHNICAL PROCEEDINGS: NANOTECHNOLOGY 2009: BIOFUELS, RENEWABLE ENERGY, COATINGS FLUIDICS AND COMPACT MODELING, 2009, : 580 - 583
[30] Modeling and simulation of the diffusive transport in a nanoscale Double-Gate MOSFET
Pietra, P.
Vauchelet, N.
JOURNAL OF COMPUTATIONAL ELECTRONICS, 2008, 7 (02) : 52 - 65

← 1 2 3 4 5 →