Modeling and analysis of total leakage currents in nanoscale Double Gate devices and circuits

被引：0

作者：

Mukhopadhyay, S ^{[1
]}

Kim, K ^{[1
]}

Chuang, CT ^{[1
]}

Roy, K ^{[1
]}

机构：

[1] Purdue Univ, Dept ECE, W Lafayette, IN 47907 USA

来源：

ISLPED '05: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN | 2005年

关键词：

Double-Gate devices; Gate leakage; subthreshold leakage; quantum effect; stacking effect; SRAM;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper we model (numerically and analytically) and analyze sub-threshold, gate-to-channel tunneling, and edge direct tunneling leakage in Double Gate (DG) devices. We compare the leakage of different DG structures, namely, doped body symmetric device with polysilicon gates, intrinsic body symmetric device with metal gates and intrinsic body asymmetric device with different front and back gate material. It is observed that, use of (near-midgap) metal gate and intrinsic body devices significantly reduces both the total leakage and its sensitivity to parametric variations in DG circuits.

引用

页码：8 / 13

页数：6

共 50 条

[11] Physical-aware simulated annealing optimization of gate leakage in nanoscale datapath circuits
Mohanty, Saraju P.
Velagapudi, Ramakrishna
Kougianos, Elias
2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 1191 - +
[12] E′ centers and leakage currents in the gate oxides of metal oxide silicon devices
Lenahan, PM
Mele, JJ
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2000, 18 (04): : 2169 - 2173
[13] Non-equilibrium modeling of tunneling gate currents in nanoscale MOSFETs
Huang, CK
Goldsman, N
SOLID-STATE ELECTRONICS, 2003, 47 (04) : 713 - 720
[14] Analysis and modeling of the gate leakage current in advanced nMOSFET devices with severe gate-to-drain dielectric breakdown
Miranda, E.
Kawanago, T.
Kakushima, K.
Sune, J.
Iwai, H.
MICROELECTRONICS RELIABILITY, 2012, 52 (9-10) : 1909 - 1912
[15] Gate leakage currents model for FinFETs implemented in Verilog-A for electronic circuits design
Garduno, Salvador I.
Alvarado, Joaquin
Cerdeira, Antonio
Estrada, Magali
Kilchytska, Valeriya
Flandre, Denis
INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2014, 27 (5-6) : 846 - 862
[16] Modeling and reduction of gate leakage during behavioral synthesis of nanoCMOS circuits
Mohanty, SP
Kougianos, E
19TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2005, : 83 - 88
[17] Gate Leakage Power Analysis for a Nanoscale N-MOSFET
Kumar, Ashwani
Dasgupta, S.
JOURNAL OF COMPUTATIONAL AND THEORETICAL NANOSCIENCE, 2008, 5 (11) : 2180 - 2185
[18] Nanoscale CMOS circuit leakage power reduction by double-gate device
Kim, K
Das, KK
Joshi, RV
Chuang, CT
ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2004, : 102 - 107
[19] Analysis and minimization techniques for total leakage considering gate oxide leakage
Lee, D
Kwong, W
Blaauw, D
Sylvester, D
40TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2003, 2003, : 175 - 180
[20] Analysis and optimization of gate leakage current of power gating circuits*
Kim, Hyung-Ock
Shin, Youngsoo
ASP-DAC 2006: 11TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 2006, : 565 - 569

← 1 2 3 4 5 →