共 50 条
- [1] Impact of Radiation on Negative Capacitance FinFET [J]. 2020 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2020,
- [2] Negative Capacitance Circuits for Process Variations Compensation and Timing Yield Improvement [J]. 2014 IEEE 27TH CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (CCECE), 2014,
- [3] Negative Capacitance Circuits for Process Variations Compensation and Timing Yield Improvement [J]. 2013 IEEE 20TH INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (ICECS), 2013, : 277 - 280
- [5] VDD scaling for FinFET logic and memory circuits:: the impact of process variations and SRAM stability [J]. 2006 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PAPERS, 2006, : 38 - +
- [7] The Effects of Process Variations and BTI in Packaged FinFET Devices [J]. 2023 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, IRPS, 2023,
- [8] Impact of Interface Traps Induced Degradation on Negative Capacitance FinFET [J]. 2020 IEEE ELECTRON DEVICES TECHNOLOGY AND MANUFACTURING CONFERENCE (EDTM 2020), 2020,