Sensitivity of double-gate and FinFET devices to process variations

被引:153
|
作者
Xiong, SY [1 ]
Bokor, J [1 ]
机构
[1] Univ Calif Berkeley, Dept Elect Engn & Comp Sci, Berkeley, CA 94720 USA
关键词
Double gate; FinFEt; Monte Carlo simulation; process variations; quantum effect; sensitivity;
D O I
10.1109/TED.2003.818594
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We investigate the manufacturability of 20-nm double-gate and FinFET devices in integrated circuits by projecting process tolerances. Two important factors affecting the sensitivity of device electrical parameters to physical variations were quantitatively considered. The quantum effect was computed using the density gradient method and the sensitivity of threshold voltage to random dopant fluctuation was studied by Monte Carlo simulation. Our results show the 3sigma value of V-T variation caused by discrete impurity fluctuation can be greater than 100%. Thus, engineering the work function of gate materials and maintaining a nearly intrinsic channel is more desirable. Based on a design with an intrinsic channel and ideal gate work function, we analyzed the sensitivity of device electrical parameters to several important physical fluctuations such as the variations in gate length, body thickness, and gate dielectric thickness. We found that quantum effects have great impact on the performance of devices. As a result, the device electrical behavior is sensitive to small variations of body thickness. The effect dominates over the effects produced by other physical fluctuations. To achieve a relative variation of electrical parameters comparable to present practice in industry, we face a challenge of fin width control (less than similar to1 nm 3sigma value of variation) for the 20-nm FinFET devices. The constraint of the gate length variation is about 10similar to15%. We estimate a tolerance of 1similar to2 Angstrom 3sigma value of oxide thickness variation and up to 30% front-back oxide thickness mismatch.
引用
收藏
页码:2255 / 2261
页数:7
相关论文
共 50 条
  • [1] Leveraging Independent Double-Gate FinFET Devices for Machine Learning Classification
    Kenarangi, Farid
    Partin-Vaisband, Inna
    [J]. 2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
  • [2] Leveraging Independent Double-Gate FinFET Devices for Machine Learning Classification
    Kenarangi, Farid
    Partin-Vaisband, Inna
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2019, 66 (11) : 4356 - 4367
  • [3] Comparative Study of Process Variations in Junctionless and Conventional Double-Gate MOSFETs
    Chen, Chun-Yu
    Lin, Jyi-Tsong
    Chiang, Meng-Hsueh
    [J]. 2013 IEEE 8TH NANOTECHNOLOGY MATERIALS AND DEVICES CONFERENCE (NMDC), 2013, : 81 - 83
  • [4] Estimation of Process-Induced Variations In Double-Gate Junctionless Transistor
    Baruah, Ratul Kumar
    Paily, Roy P.
    [J]. 2012 5TH INTERNATIONAL CONFERENCE ON COMPUTERS AND DEVICES FOR COMMUNICATION (CODEC), 2012,
  • [5] Highly manufacturable double-gate FinFET with gate-source/drain underlap
    Yang, Ji-Woon
    Zeitzoff, Peter M.
    Tseng, Hsing-Huang
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (06) : 1464 - 1470
  • [6] Impact of gate line edge roughness on double-gate FinFET performance variability
    Patel, Kedar
    Liu, Tsu-Jae King
    Spanos, Costas
    [J]. DESIGN FOR MANUFACTURABILITY THROUGH DESIGN-PROCESS INTEGRATION II, 2008, 6925
  • [7] CMOS-Based Biosensors with an Independent Double-Gate FinFET
    Ahn, Jae-Hyuk
    Kim, Jee-Yeon
    Jung, Cheulhee
    Moon, Dong-Il
    Choi, Sung-Jin
    Kim, Chang-Hoon
    Lee, Kyung-Bok
    Park, Hyun Gyu
    Choi, Yang-Kyu
    [J]. 2011 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2011,
  • [8] The Double-Gate FinFET: Device and impact on IC design automation
    Aller, I
    Clabes, JG
    [J]. 2004 INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, 2004, : 135 - 141
  • [9] Emerging double-gate MOS devices technology
    Suzuki, E
    Liu, Y
    Masahara, M
    Ishii, K
    [J]. LOW TEMPERATURE ELECTRONICS AND LOW TEMPERATURE COFIRED CERAMIC BASED ELECTRONIC DEVICES, 2004, 2003 (27): : 16 - 29
  • [10] Spacer FinFET: nanoscale double-gate CMOS technology for the terabit era
    Choi, YK
    King, TJ
    Hu, CM
    [J]. SOLID-STATE ELECTRONICS, 2002, 46 (10) : 1595 - 1601