Impact of Process Variations on Negative Capacitance FinFET Devices and Circuits

被引:44
|
作者
Dutta, Tapas [1 ]
Pahwa, Girish [1 ]
Agarwal, Amit [2 ]
Chauhan, Yogesh Singh [1 ]
机构
[1] IIT Kanpur, NanoLab, Dept Elect Engn, Kanpur 208016, Uttar Pradesh, India
[2] Indian Inst Technol, Dept Phys, Kanpur 208016, Uttar Pradesh, India
关键词
Negative capacitance; FinFET; ferroelectric; process variation; 7 nm technology node; Monte-Carlo simulations; VOLTAGE AMPLIFICATION;
D O I
10.1109/LED.2017.2770158
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We report on the impact of process variations on short-channel negative capacitance (NC)-based FinFETs through statistical Monte Carlo simulations using a physics-based model of NC-FinFETs. We find that relative to regular FinFETs, the impact of geometrical variability can be lesser or higher in NC-FinFETs in different regimes of device operation and is strongly dependent on the nominal ferroelectric (FE) thickness (t(fe)). The contribution of the FE layer to the overall variability behaves non-monotonically with increase in the nominal tfe. While the OFF-current and threshold voltage variabilities scale down, the ON-current variability does not follow a monotonic trend with increase in the nominal t(fe). We also show that although relative to the regular FinFET-based ring oscillator (RO) circuit, the NC-FinFET-based RO (NC-RO) circuit displays increased immunity to process variation induced delay variability, the trend is non-monotonic with regard to tfe scaling.
引用
收藏
页码:147 / 150
页数:4
相关论文
共 50 条
  • [41] New negative-grounded capacitance multiplier circuits
    Raj, Ajishek
    Bhaskar, Data Ram
    Shrivastava, Meghana
    Kumar, Pragati
    [J]. INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2023, 51 (03) : 1476 - 1491
  • [42] Comments on "Negative capacitance effect in semiconductor devices"
    Ma, JG
    Yeo, KS
    Do, MA
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1999, 46 (12) : 2357 - 2358
  • [43] On the stabilization of ferroelectric negative capacitance in nanoscale devices
    Hoffmann, Michael
    Pesic, Milan
    Slesazeck, Stefan
    Schroeder, Uwe
    Mikolajick, Thomas
    [J]. NANOSCALE, 2018, 10 (23) : 10891 - 10899
  • [44] Negative capacitance in light-emitting devices
    Zhu, C. Y.
    Feng, L. F.
    Wang, C. D.
    Cong, H. X.
    Zhang, G. Y.
    Yang, Z. J.
    Chen, Z. Z.
    [J]. SOLID-STATE ELECTRONICS, 2009, 53 (03) : 324 - 328
  • [45] Domain Formation in Ferroelectric Negative Capacitance Devices
    Hoffmann, M.
    Slesazeck, S.
    Mikolajick, T.
    [J]. 2018 76TH DEVICE RESEARCH CONFERENCE (DRC), 2018,
  • [46] Performance Evaluation of Negative Capacitance Junctionless FinFET under Extreme Length Scaling
    Kaushal, Shelja
    Rana, Ashwani K.
    Sharma, Rajneesh
    [J]. SILICON, 2021, 13 (10) : 3681 - 3690
  • [47] Sensitivity Analysis of a Novel Negative Capacitance FinFET for Label-Free Biosensing
    Dixit, Ankit
    Samajdar, Dip Prakash
    Chauhan, Vibhuti
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (10) : 5204 - 5210
  • [48] Negative-Capacitance FinFET Inverter, Ring Oscillator, SRAM Cell, and Ft
    Li, Kai-Shin
    Wei, Yun-Jie
    Chen, Yi-Ju
    Chiu, Wen-Cheng
    Chen, Hsiu-Chih
    Lee, Min-Hung
    Chiu, Yu-Fan
    Hsueh, Fu-Kuo
    Wu, Bo-Wei
    Chen, Pin-Guang
    Lai, Tung-Yan
    Chen, Chun-Chi
    Shieh, Jia-Min
    Yeh, Wen-Kuan
    Salahuddin, Sayeef
    Hu, Chenming
    [J]. 2018 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2018,
  • [49] Analytical model of subthreshold drain current for nanoscale negative capacitance junctionless FinFET
    Kaushal, Shelja
    Rana, Ashwani K.
    [J]. MICROELECTRONICS JOURNAL, 2022, 121
  • [50] Performance Evaluation of Negative Capacitance Junctionless FinFET under Extreme Length Scaling
    Shelja Kaushal
    Ashwani K. Rana
    Rajneesh Sharma
    [J]. Silicon, 2021, 13 : 3681 - 3690