共 50 条
- [4] Impact of Interface Traps Induced Degradation on Negative Capacitance FinFET [J]. 2020 IEEE ELECTRON DEVICES TECHNOLOGY AND MANUFACTURING CONFERENCE (EDTM 2020), 2020,
- [5] Layout Engineering to Suppress Hysteresis of Negative Capacitance FinFET [J]. 2017 IEEE INTERNATIONAL CONFERENCE ON IC DESIGN AND TECHNOLOGY (ICICDT), 2017,
- [6] Engineering negative differential resistance in negative capacitance Quad-FinFET [J]. MATERIALS SCIENCE AND ENGINEERING B-ADVANCED FUNCTIONAL SOLID-STATE MATERIALS, 2023, 297