Impact of Radiation on Negative Capacitance FinFET

被引:5
|
作者
Bajpai, Govind [1 ,2 ]
Gupta, Aniket [1 ,2 ]
Prakash, Om [1 ]
Pahwa, Girish [3 ]
Henkel, Joerg [1 ]
Chauhan, Yogesh S. [3 ]
Amrouch, Hussam [1 ]
机构
[1] Karlsruhe Inst Technol KIT, Karlsruhe, Germany
[2] Natl Inst Technol Uttarakhand, Srinagar, India
[3] IIT Kanpur, Dept Elect Engn, Kanpur, Uttar Pradesh, India
关键词
Negative capacitance; NCFET; FinFET; heavyion radiation; single event upset; SEU; soft error; SRAM; reliability; TCAD; steep sub-threshold slope;
D O I
10.1109/irps45951.2020.9129165
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This is the first work to investigate the susceptibility of Negative Capacitance Field-Effect Transistor (NC-FET) to radiation. Using TCAD models, which are well calibrated with 14nm production quality nFinFET and pFinFET devices, the impact of heavy-ions at various intensities on NC-FinFET and baseline (counterpart) FinFET is studied in mixed-mode simulations. Our analysis demonstrates that NC-FinFET exhibits a higher resiliency to radiation than the baseline FinFET in which a smaller voltage drop and faster recovery are observed after a particle strike. This is due to the internal voltage amplification provided by the ferroelectric (FE) layer integrated within the transistor gate stack. However, for low-power applications in which NC-FinFET operates at a reduced voltage (i.e., voltage that is lower than the baseline V-dd, yet it is still sufficient to provide the same ON-current as in the baseline FinFET), NC-FinFET inverter shows higher susceptibility to radiation than the baseline FinFET.
引用
收藏
页数:5
相关论文
共 50 条
  • [1] Impact of Parasitic Capacitance and Ferroelectric Parameters on Negative Capacitance FinFET Characteristics
    Khandelwal, Sourabh
    Duarte, Juan Pablo
    Khan, Asif Islam
    Salahuddin, Sayeef
    Hu, Chenming
    [J]. IEEE ELECTRON DEVICE LETTERS, 2017, 38 (01) : 142 - 144
  • [2] Impact of Variability on Processor Performance in Negative Capacitance FinFET Technology
    Amrouch, Hussam
    Pahwa, Girish
    Gaidhane, Amol D.
    Dabhi, Chetan K.
    Klemme, Florian
    Prakash, Om
    Chauhan, Yogesh Singh
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (09) : 3127 - 3137
  • [3] Impact of Process Variations on Negative Capacitance FinFET Devices and Circuits
    Dutta, Tapas
    Pahwa, Girish
    Agarwal, Amit
    Chauhan, Yogesh Singh
    [J]. IEEE ELECTRON DEVICE LETTERS, 2018, 39 (01) : 147 - 150
  • [4] Impact of Interface Traps Induced Degradation on Negative Capacitance FinFET
    Prakash, Om
    Gupta, Aniket
    Pahwa, Girish
    Henkel, Joerg
    Chauhan, Yogesh S.
    Amrouch, Hussam
    [J]. 2020 IEEE ELECTRON DEVICES TECHNOLOGY AND MANUFACTURING CONFERENCE (EDTM 2020), 2020,
  • [5] Layout Engineering to Suppress Hysteresis of Negative Capacitance FinFET
    Ko, Eunah
    Jo, Jaesung
    Shin, Changhwan
    Nguyen, Bich-Yen
    [J]. 2017 IEEE INTERNATIONAL CONFERENCE ON IC DESIGN AND TECHNOLOGY (ICICDT), 2017,
  • [6] Engineering negative differential resistance in negative capacitance Quad-FinFET
    Vanlalawmpuia, K.
    Medury, Aditya Sankar
    [J]. MATERIALS SCIENCE AND ENGINEERING B-ADVANCED FUNCTIONAL SOLID-STATE MATERIALS, 2023, 297
  • [7] Impact of Self-Heating on Negative-Capacitance FinFET: Device-Circuit Interaction
    Prakash, Om
    Pahwa, Girish
    Dabhi, Chetan K.
    Chauhan, Yogesh S.
    Amrouch, Hussam
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (04) : 1420 - 1424
  • [8] A Novel Negative Capacitance FinFET With Ferroelectric Spacer: Proposal and Investigation
    Chauhan, Vibhuti
    Samajdar, Dip Prakash
    Bagga, Navjeet
    Dixit, Ankit
    [J]. IEEE TRANSACTIONS ON ULTRASONICS FERROELECTRICS AND FREQUENCY CONTROL, 2021, 68 (12) : 3654 - 3657
  • [9] MFMIS Negative Capacitance FinFET Design for Improving Drive Current
    Min, Jinhong
    Shin, Changhwan
    [J]. ELECTRONICS, 2020, 9 (09) : 1 - 7
  • [10] Negative Capacitance Junctionless FinFET for Low Power Applications: An Innovative Approach
    Kaushal, Shelja
    Rana, Ashwani K.
    [J]. SILICON, 2022, 14 (12) : 6719 - 6728