Electrical modeling and simulation challenges in chip-package codesign

被引:11
|
作者
Cangellaris, AC [1 ]
机构
[1] Univ Illinois, Dept Elect & Comp Engn, Urbana, IL 61801 USA
关键词
D O I
10.1109/40.710871
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
High-performance, multifunctional systems demand novel, often revolutionary, practices in functional-block integration and packaging. Independent chip, package, and board design will have to give way to a holistic approach.
引用
收藏
页码:50 / 59
页数:10
相关论文
共 50 条
  • [21] On chip-package stress interaction
    van Driel, W. D.
    Yang, D. G.
    Zhang, G. Q.
    MICROELECTRONICS RELIABILITY, 2008, 48 (8-9) : 1268 - 1272
  • [22] FAST ELECTRICAL TEST MONITORS CHIP-PACKAGE BOND QUALITY.
    Siegel, Bernard S.
    Electronics, 1979, 52 (08): : 141 - 144
  • [23] Prospects and challenges of handling power bus modeling and supply noise in package-chip codesign approach
    Khaled, Pervez
    Chowdhury, Masud H.
    2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 1107 - +
  • [24] Chip-Package Thermal Co-Simulation Technique for Thermally Aware Chip Design
    Karimanal, Kamal
    2010 12TH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS, 2010,
  • [25] Chip-package co-optimization
    Rio Design Automation, Inc.
    不详
    Adv Packag, 2006, 7 (24-26):
  • [26] Reliability Consequences of the Chip-Package Interactions
    van Driel, W. D.
    2009 11TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2009), 2009, : 406 - 411
  • [27] CAD flows for chip-package coverification
    Varma, AK
    Glaser, A
    Franzon, PD
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2005, 28 (01): : 96 - 101
  • [28] Application of Thermal Network Approach to Electrical-Thermal Co-simulation and Chip-Package Board Extraction
    Zhao, Fengyun
    Cai, Yuanbin
    Luo, Zipeng
    Kuo, An-Yu
    Ai, Xin
    Kao, C. T.
    Zhuang, Zhemin
    PROCEEDINGS 2018 34TH ANNUAL SEMICONDUCTOR THERMAL MEASUREMENT, MODELLING & MANAGEMENT SYMPOSIUM (SEMI-THERM), 2018, : 1 - 7
  • [29] Mechanical Stress Management for Electrical Chip-Package Interaction (e-CPI)
    Zhao, Wei
    Nakamoto, Mark
    Ramachandran, Vidhya
    Radojcic, Riko
    2014 IEEE 64TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2014, : 1226 - 1230
  • [30] Noise isolation modeling and experimental validation of power distribution network in chip-package
    Park, Hyunjeong
    Yoon, Changwook
    Koo, Kyoungchoul
    Kim, Joungho
    2007 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY: WORKSHOP AND TUTORIAL NOTES, VOLS 1-3, 2007, : 270 - 275