共 50 条
- [22] FAST ELECTRICAL TEST MONITORS CHIP-PACKAGE BOND QUALITY. Electronics, 1979, 52 (08): : 141 - 144
- [23] Prospects and challenges of handling power bus modeling and supply noise in package-chip codesign approach 2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 1107 - +
- [24] Chip-Package Thermal Co-Simulation Technique for Thermally Aware Chip Design 2010 12TH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS, 2010,
- [26] Reliability Consequences of the Chip-Package Interactions 2009 11TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2009), 2009, : 406 - 411
- [27] CAD flows for chip-package coverification IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2005, 28 (01): : 96 - 101
- [28] Application of Thermal Network Approach to Electrical-Thermal Co-simulation and Chip-Package Board Extraction PROCEEDINGS 2018 34TH ANNUAL SEMICONDUCTOR THERMAL MEASUREMENT, MODELLING & MANAGEMENT SYMPOSIUM (SEMI-THERM), 2018, : 1 - 7
- [29] Mechanical Stress Management for Electrical Chip-Package Interaction (e-CPI) 2014 IEEE 64TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2014, : 1226 - 1230
- [30] Noise isolation modeling and experimental validation of power distribution network in chip-package 2007 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY: WORKSHOP AND TUTORIAL NOTES, VOLS 1-3, 2007, : 270 - 275