Noise isolation modeling and experimental validation of power distribution network in chip-package

被引：0
|
作者：
Park, Hyunjeong [1 ]
Yoon, Changwook [1 ]
Koo, Kyoungchoul [1 ]
Kim, Joungho [1 ]
机构：
[1] Korea Adv Inst Sci & Technol, Dept Elect Engn & Comp Sci, Taejon 305701, South Korea
来源：
2007 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY: WORKSHOP AND TUTORIAL NOTES, VOLS 1-3 | 2007年
关键词：
noise isolation; transfer impedance; power distribution network; measurement; chip and package;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper models the chip and the package power distribution network in the simplified SPICE-level. The model is successfully validated by experiments using Vector Network Analyzer. By using the SPICE-level model, the noise isolation between the noise current source at the chip and the power distribution network at the package is analyzed from 1MHz to 3GHz. The contribution of each part in the power distribution network is also analyzed by experiments. The transfer impedances are simulated and measured the power distribution network between the chip and the package varying with the wire-bond and the on-package decoupling capacitor, case by case.
引用
收藏
页码：270 / 275
页数：6
相关论文
共 50 条
  • [1] Co-modeling, experimental verification, and analysis of chip-package hierarchical power distribution network
    Park, Hyunjeong
    Kim, Hyungsoo
    Pak, Jun So
    Yoon, Changwook
    Koo, Kyoungchoul
    Kim, Joungho
    IEICE TRANSACTIONS ON ELECTRONICS, 2008, E91C (04): : 595 - 606
  • [2] Chip-Package Hierarchical Power Distribution Network Modeling and Analysis Based on a Segmentation Method
    Kim, Jaemin
    Lee, Woojin
    Shim, Yujeong
    Shim, Jongjoo
    Kim, Kiyeong
    Pak, Jun So
    Kim, Joungho
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2010, 33 (03): : 647 - 659
  • [3] Chip-package co-design of power distribution network for system-in-package applications
    Kim, GW
    Kam, DG
    Chung, DH
    Kim, JH
    6TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, PROCEEDINGS (EPTC 2004), 2004, : 499 - 501
  • [4] Experimental Verification and Analysis for Noise Isolation of Analog and Digital Chip-Package-PCB Hierarchical Power Distribution Network
    Park, Hyunjeong
    Shim, Jongjoo
    Shim, Yujeong
    Yoo, Jeongsik
    Kim, Joungho
    IEEE 9TH VLSI PACKAGING WORKSHOP IN JAPAN, 2008, : 73 - 76
  • [5] Chip-Package Co-Design for Suppressing Parallel Resonance and Power Supply Noise
    Mido, Tatsuya
    Kobayashi, Ryota
    Kubo, Genki
    Otsuka, Hiroki
    Kobayashi, Yoshinori
    Fujii, Hideyuki
    Sudo, Toshio
    2012 IEEE 21ST CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS, 2012, : 347 - 350
  • [6] Electrical modeling and simulation challenges in chip-package codesign
    Cangellaris, AC
    IEEE MICRO, 1998, 18 (04) : 50 - 59
  • [7] Concurrent chip-package design for 10GHz global clock distribution network
    Shen, MG
    Zheng, LR
    Tjukanoff, E
    Isoaho, J
    Tenhunen, H
    55th Electronic Components & Technology Conference, Vols 1 and 2, 2005 Proceedings, 2005, : 1554 - 1559
  • [8] Chip-package hybrid clock distribution network and DLL for low jitter clock delivery
    Chung, D
    Ryu, C
    Kim, H
    Lee, C
    Kim, J
    Bae, K
    Yu, J
    Yoo, H
    Kim, J
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (01) : 274 - 286
  • [9] Study on Power Supply Noise and Electromagnetic Radiation in relation to Chip-Package Anti-resonance
    Kiyoshige, Sho
    Ichimura, Wataru
    Sudo, Toshio
    2014 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING & SYSTEMS SYMPOSIUM (EDAPS), 2014, : 57 - 60
  • [10] New Simulation Procedure for Accurate Package Modeling Considering Chip-Package Interaction
    Seler, E.
    Wojnowski, M.
    Weigel, R.
    Hagelauer, A.
    2013 IEEE 22ND CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS (EPEPS), 2013, : 43 - 46
12345