Chip-package co-optimization

被引：0
|
作者：
Rio Design Automation, Inc. [1 ]
不详 [2 ]
机构：
来源：
Adv Packag | 2006年 / 7卷 / 24-26期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] Chip-Package Co-Simulation with Multiscale Structures
    Ha, Myunghyun
    Srinivasan, Krishna
    Swaminathan, Madhavan
    2008 IEEE-EPEP ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2008, : 317 - 320
  • [2] On chip-package stress interaction
    van Driel, W. D.
    Yang, D. G.
    Zhang, G. Q.
    MICROELECTRONICS RELIABILITY, 2008, 48 (8-9) : 1268 - 1272
  • [3] Chip-package co-design of a 4.7 GHz VCO
    Donnay, S
    Vaesen, K
    Pieters, P
    Diels, W
    Wambacq, P
    de Raedt, W
    Beyne, E
    Engels, M
    ICM'99: ELEVENTH INTERNATIONAL CONFERENCE ON MICROELECTRONICS - PROCEEDINGS, 1999, : 145 - 148
  • [4] Chip-package co-implementation of a triple DES processor
    Schaffer, T
    Glaser, A
    Franzon, PD
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2004, 27 (01): : 194 - 202
  • [5] System Aware Floorplanning for Chip-Package Co-design
    Pan, Tse-Han
    Franzon, Paul D.
    Srinivas, Vaishnav
    Nagarajan, Mahalingam
    Popovic, Darko
    2023 IEEE 32ND CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS, EPEPS, 2023,
  • [6] Chip-package co-design of a 4.7 GHz VCO
    Vaesen, K
    Donnay, S
    Pieters, P
    Carchon, G
    Diels, W
    Wambacq, P
    De Raedt, W
    Beyne, E
    Engels, M
    Bolsens, I
    2000 HD INTERNATIONAL CONFERENCE ON HIGH-DENSITY INTERCONNECT AND SYSTEMS PACKAGING, 2000, 4217 : 301 - 306
  • [7] Analysis of VCO jitter in chip-package co-design
    Parthasarathy, H
    Nayak, G
    Mukund, PR
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, PROCEEDINGS, 2002, : 181 - 184
  • [8] Chip-Package Co-design for Optimization of 5.8GHz CMOS LNA Performance
    Sun Haiyan
    Cheng Xiuqing
    Zhao Jicong
    Sun Ling
    Yang Lingling
    2017 18TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2017, : 1027 - 1030
  • [9] Chip-package codesign efforts continue
    Semiconductor International, 2006, 29 (09)
  • [10] Chip-Package Thermal Co-Simulation Technique for Thermally Aware Chip Design
    Karimanal, Kamal
    2010 12TH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS, 2010,
12345